← Commit history

74lvc1g00dbvrg: factory component page (tier=lcsc)

Ray ·02cb1ee978 ·1mo ago ·parent eedbc4d
1 file changed +108−8
page.json+108−8
@@ -1,13 +1,118 @@ {+  "schema_version": 1,+  "type": "component",   "slug": "74lvc1g00dbvrg",+  "title": "74LVC1G00DBVRG",+  "brief": "HANSCHIP semiconductor Gates, SOT-23-5. Datasheet-verified pinout, KiCad symbol/footprint/3D.",   "version": "0.1.0",-  "type": "component",-  "description": "HANSCHIP semiconductor Gates, SOT-23-5. Datasheet-verified pinout, KiCad symbol/footprint/3D.",+  "license": "CC-BY-SA-4.0",   "tags": [     "component",     "logic",     "74lvc1g00dbvrg"   ],+  "component": {+    "mpn": "74LVC1G00DBVRG",+    "manufacturer": "HANSCHIP semiconductor",+    "package": "SOT-23-5",+    "pin_count": 5,+    "category": "Logic",+    "subcategory": "Gates",+    "datasheet": "https://wmsc.lcsc.com/wmsc/upload/file/pdf/v2/lcsc/2212011600_HANSCHIP-semiconductor-74LVC1G00DBVRG_C5145442.pdf",+    "parts": {+      "symbol": "74lvc1g00dbvrg.kicad_sym",+      "footprint": "74lvc1g00dbvrg.kicad_mod",+      "model_3d": "74lvc1g00dbvrg.glb",+      "model_3d_step": "74lvc1g00dbvrg.step",+      "lbr": "74lvc1g00dbvrg.lbr"+    },+    "distributor_links": {},+    "pins": [+      {+        "number": "1",+        "name": "A",+        "type": "input",+        "description": "Logic input A of the 2-input NAND gate. CMOS input, VIH >= 0.7*VCC (for VCC 3-5.5 V); tolerates 0 to 5.5 V regardless of VCC (5 V-tolerant)."+      },+      {+        "number": "2",+        "name": "B",+        "type": "input",+        "description": "Logic input B of the 2-input NAND gate. CMOS input, VIH >= 0.7*VCC (for VCC 3-5.5 V); tolerates 0 to 5.5 V regardless of VCC (5 V-tolerant)."+      },+      {+        "number": "3",+        "name": "GND",+        "type": "power_in",+        "description": "Ground / negative supply return (0 V reference)."+      },+      {+        "number": "4",+        "name": "Y",+        "type": "output",+        "description": "NAND gate output, Y = NOT(A AND B). Push-pull CMOS output; sinks/sources up to 32 mA at VCC = 4.5 V (16 mA @ 3 V, 8 mA @ 2.3 V, 4 mA @ 1.65 V)."+      },+      {+        "number": "5",+        "name": "VCC",+        "type": "power_in",+        "description": "Positive supply, 1.65 V to 5.5 V operating range (absolute max 6.5 V). Decouple with a local bypass capacitor to GND."+      }+    ],+    "provenance": {+      "extractor": "ds2sf",+      "datasheet": {+        "url": "https://wmsc.lcsc.com/wmsc/upload/file/pdf/v2/lcsc/2212011600_HANSCHIP-semiconductor-74LVC1G00DBVRG_C5145442.pdf",+        "pages": 8,+        "sha256": "5d2b6cc658b79d9d",+        "source_tier": "lcsc"+      },+      "cad": "KiCad official (CC-BY-SA 4.0)",+      "pins": {+        "total": 5,+        "described": 5,+        "cites_pages": true,+        "refuses_to_fabricate": true+      }+    },+    "viewers": {+      "symbol": "viewers/symbol.html",+      "footprint": "viewers/footprint.html"+    }+  },+  "metadata": {+    "specs": {+      "Manufacturer": "HANSCHIP semiconductor",+      "Package": "SOT-23-5",+      "Category": "Logic",+      "Pins": "5"+    }+  },+  "variants": [+    {+      "mpn": "74LVC1G00DBVRG",+      "kind": "packaging"+    },+    {+      "mpn": "74LVC1G00DBVRGDCKRG",+      "kind": "packaging"+    }+  ],+  "sections": [+    "hero",+    "viewers",+    "readme",+    "breadcrumbs",+    "info"+  ],+  "discovery_triggers": [+    "74lvc1g00dbvrg"+  ],+  "discovery_pitch": "74LVC1G00DBVRG (HANSCHIP semiconductor) component page with datasheet-verified CAD.",+  "author": {+    "name": "Ray",+    "email": "[email protected]"+  },   "dependencies": {},   "hero": {     "type": "image",@@ -25,10 +130,5 @@     "docs/74lvc1g00dbvrg-datasheet.pdf",     "viewers/symbol.html",     "viewers/footprint.html"-  ],-  "visibility": "public",-  "author": {-    "name": "Ray",-    "email": "[email protected]"-  }+  ] }\ No newline at end of file