component
74LVC11BQ-Q100X
Public Made by Adomby adom
Nexperia Logic Gates, DHVQFN-14-EP(2.5x3). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdown74LVC11BQ-Q100X
Nexperia · Logic Gates · DHVQFN-14-EP(2.5x3)
74LVC11BQ-Q100X from Nexperia, in a DHVQFN-14-EP(2.5x3). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | 1A | input | Data input 1A of the first 3-input AND gate; inputs accept voltages up to 5.5 V under the recommended operating conditions. |
| 2 | 1B | input | Data input 1B of the first 3-input AND gate; inputs accept voltages up to 5.5 V under the recommended operating conditions. |
| 3 | 2A | input | Data input 2A of the second 3-input AND gate; inputs accept voltages up to 5.5 V under the recommended operating conditions. |
| 4 | 2B | input | Data input 2B of the second 3-input AND gate; inputs accept voltages up to 5.5 V under the recommended operating conditions. |
| 5 | 2C | input | Data input 2C of the second 3-input AND gate; inputs accept voltages up to 5.5 V under the recommended operating conditions. |
| 6 | 2Y | output | Data output of the second AND gate; output voltage is limited to 0 V to VCC. |
| 7 | GND | power_in | Ground reference (0 V); all voltages are referenced to this pin. |
| 8 | 3Y | output | Data output of the third AND gate; output voltage is limited to 0 V to VCC. |
| 9 | 3A | input | Data input 3A of the third 3-input AND gate; inputs accept voltages up to 5.5 V under the recommended operating conditions. |
| 10 | 3B | input | Data input 3B of the third 3-input AND gate; inputs accept voltages up to 5.5 V under the recommended operating conditions. |
| 11 | 3C | input | Data input 3C of the third 3-input AND gate; inputs accept voltages up to 5.5 V under the recommended operating conditions. |
| 12 | 1Y | output | Data output of the first AND gate; output voltage is limited to 0 V to VCC. |
| 13 | 1C | input | Data input 1C of the first 3-input AND gate; inputs accept voltages up to 5.5 V under the recommended operating conditions. |
| 14 | VCC | power_in | Supply voltage; recommended range is 1.65 V to 3.6 V, with functional operation down to 1.2 V. |
| 15 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Nexperia |
| Package | DHVQFN-14-EP(2.5x3) |
| Category | Logic |
| Pins | 15 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| VCC supply voltage | VCC | -0.5 | 6.5 | V | 3 | ||
| input clamping current | IIK | -50 | mA | VI < 0 V | 3 | ||
| input voltage | VI | -0.5 | 6.5 | V | 3 | ||
| output clamping current | IOK | -50 | 50 | mA | VO > VCC or VO < 0 V | 3 | |
| output current | IO | -50 | 50 | mA | VO = 0 V to VCC | 3 | |
| supply current | ICC | 100 | mA | 3 | |||
| ground current | IGND | -100 | mA | 3 | |||
| total power dissipation | Ptot | 500 | mW | Tamb = -40 °C to +125 °C | 3 | ||
| storage temperature | Tstg | -65 | 150 | °C | 3 | ||
| supply voltage | VCC | 1.65 | 3.6 | V | 4 | ||
| supply voltage functional | VCC | 1.2 | V | functional | 4 | ||
| input voltage | VI | 0 | 5.5 | V | 4 | ||
| ambient temperature | Tamb | -40 | 125 | °C | 4 | ||
| input transition rise and fall rate | Δt/ΔV | 0 | 20 | ns/V | VCC = 1.65 V to 2.7 V | 4 | |
| input transition rise and fall rate | Δt/ΔV | 0 | 10 | ns/V | VCC = 2.7 V to 3.6 V | 4 | |
| HIGH-level input voltage | VIH | 1.08 | V | VCC = 1.2 V; Tamb = -40 °C to +125 °C | 4 | ||
| HIGH-level input voltage | VIH | 1.7 | V | VCC = 2.3 V to 2.7 V; Tamb = -40 °C to +125 °C | 4 | ||
| HIGH-level input voltage | VIH | 2 | V | VCC = 2.7 V to 3.6 V; Tamb = -40 °C to +125 °C | 4 | ||
| LOW-level input voltage | VIL | 0.12 | V | VCC = 1.2 V; Tamb = -40 °C to +125 °C | 4 | ||
| LOW-level input voltage | VIL | 0.7 | V | VCC = 2.3 V to 2.7 V; Tamb = -40 °C to +125 °C | 4 | ||
| LOW-level input voltage | VIL | 0.8 | V | VCC = 2.7 V to 3.6 V; Tamb = -40 °C to +125 °C | 4 | ||
| HIGH-level output voltage | VOH | 1.05 | V | IO = -4 mA; VCC = 1.65 V; VI = VIH or VIL; Tamb = -40 °C to +125 °C | 4 | ||
| HIGH-level output voltage | VOH | 1.65 | V | IO = -8 mA; VCC = 2.3 V; VI = VIH or VIL; Tamb = -40 °C to +125 °C | 4 | ||
| HIGH-level output voltage | VOH | 2.05 | V | IO = -12 mA; VCC = 2.7 V; VI = VIH or VIL; Tamb = -40 °C to +125 °C | 4 | ||
| HIGH-level output voltage | VOH | 2.25 | V | IO = -18 mA; VCC = 3.0 V; VI = VIH or VIL; Tamb = -40 °C to +125 °C | 4 | ||
| HIGH-level output voltage | VOH | 2 | V | IO = -24 mA; VCC = 3.0 V; VI = VIH or VIL; Tamb = -40 °C to +125 °C | 4 | ||
| LOW-level output voltage | VOL | 0.3 | V | IO = 100 μA; VCC = 1.65 V to 3.6 V; VI = VIH or VIL; Tamb = -40 °C to +125 °C | 4 | ||
| LOW-level output voltage | VOL | 0.65 | V | IO = 4 mA; VCC = 1.65 V; VI = VIH or VIL; Tamb = -40 °C to +125 °C | 4 | ||
| LOW-level output voltage | VOL | 0.8 | V | IO = 8 mA; VCC = 2.3 V; VI = VIH or VIL; Tamb = -40 °C to +125 °C | 4 | ||
| LOW-level output voltage | VOL | 0.6 | V | IO = 12 mA; VCC = 2.7 V; VI = VIH or VIL; Tamb = -40 °C to +125 °C | 4 | ||
| input leakage current | II | -20 | 20 | μA | VCC = 3.6 V; VI = 5.5 V or GND; Tamb = -40 °C to +125 °C | 4 | |
| supply current | ICC | 0.1 | 40 | μA | VCC = 3.6 V; VI = VCC or GND; IO = 0 A; Tamb = -40 °C to +125 °C | 4 | |
| additional supply current | ΔICC | 5 | 5000 | μA | per input pin; VCC = 2.7 V to 3.6 V; VI = VCC - 0.6 V; IO = 0 A; Tamb = -40 °C to +125 °C | 4 | |
| propagation delay | tpd | 1 | 4.7 | 14.1 | ns | nA, nB, nC to nY; see Fig. 7; VCC = 1.65 V to 1.95 V; Tamb = -40 °C to +125 °C | 5 |
| propagation delay | tpd | 1.5 | 2.8 | 8 | ns | nA, nB, nC to nY; see Fig. 7; VCC = 2.3 V to 2.7 V; Tamb = -40 °C to +125 °C | 5 |
| propagation delay | tpd | 1.5 | 2.9 | 8.1 | ns | nA, nB, nC to nY; see Fig. 7; VCC = 2.7 V; Tamb = -40 °C to +125 °C | 5 |
| propagation delay | tpd | 1.5 | 2.5 | 7.2 | ns | nA, nB, nC to nY; see Fig. 7; VCC = 3.0 V to 3.6 V; Tamb = -40 °C to +125 °C | 5 |
| total power dissipation derating | Ptot | 9.6 | mW/K | derates linearly above 98 °C for SOT762-1 (DHVQFN14); footnote [3] | 3 |
CAD (KiCad official)
- Symbol:
74LVC11BQ-Q100X - Footprint:
Package_DFN_QFN:DHVQFN-14-1EP_2.5x3mm_P0.5mm_EP1x1.5mm - 3D model: DHVQFN-14-EP(2.5x3), generated from the KiCad footprint (body from the F.Fab outline, terminals on the pads, 0.9 mm nominal VQFN height). Neither the vendor nor KiCad ships a 3D model for this package, so the dimensions are nominal, not the manufacturer's CAD (STEP)
- 3D model files:
74lvc11bq-q100x-etched.step/74lvc11bq-q100x-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);74lvc11bq-q100x.step/74lvc11bq-q100x.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Nexperia datasheet (12 pp, sha256
8429e127055685c6, retrieved 2026-10-18, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).