component
74LVC04APW
Public Made by Adomby adom
Nexperia Inverters, TSSOP-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdown74LVC04APW
Nexperia · Inverters · TSSOP-14
74LVC04APW from Nexperia, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | 1A | input | Data input 1A; the input is overvoltage tolerant to 5.5 V and has Schmitt-trigger action, with recommended input voltage 0 V to 5.5 V. |
| 2 | 1Y | output | Data output 1Y; recommended output voltage is 0 V to VCC and output current is limited to ±50 mA (absolute maximum). |
| 3 | 2A | input | Data input 2A; the input is overvoltage tolerant to 5.5 V and has Schmitt-trigger action, with recommended input voltage 0 V to 5.5 V. |
| 4 | 2Y | output | Data output 2Y; recommended output voltage is 0 V to VCC and output current is limited to ±50 mA (absolute maximum). |
| 5 | 3A | input | Data input 3A; the input is overvoltage tolerant to 5.5 V and has Schmitt-trigger action, with recommended input voltage 0 V to 5.5 V. |
| 6 | 3Y | output | Data output 3Y; recommended output voltage is 0 V to VCC and output current is limited to ±50 mA (absolute maximum). |
| 7 | GND | power_in | Ground (0 V) reference pin for all device voltages. |
| 8 | 4Y | output | Data output 4Y; recommended output voltage is 0 V to VCC and output current is limited to ±50 mA (absolute maximum). |
| 9 | 4A | input | Data input 4A; the input is overvoltage tolerant to 5.5 V and has Schmitt-trigger action, with recommended input voltage 0 V to 5.5 V. |
| 10 | 5Y | output | Data output 5Y; recommended output voltage is 0 V to VCC and output current is limited to ±50 mA (absolute maximum). |
| 11 | 5A | input | Data input 5A; the input is overvoltage tolerant to 5.5 V and has Schmitt-trigger action, with recommended input voltage 0 V to 5.5 V. |
| 12 | 6Y | output | Data output 6Y; recommended output voltage is 0 V to VCC and output current is limited to ±50 mA (absolute maximum). |
| 13 | 6A | input | Data input 6A; the input is overvoltage tolerant to 5.5 V and has Schmitt-trigger action, with recommended input voltage 0 V to 5.5 V. |
| 14 | VCC | power_in | Supply voltage; recommended range 1.65 V to 3.6 V (functional down to 1.2 V), absolute maximum -0.5 V to +6.5 V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Nexperia |
| Package | TSSOP-14 |
| Category | Logic ICs |
| Pins | 14 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply voltage | VCC | -0.5 | 6.5 | V | 3 | ||
| Input clamping current | IIK | -50 | mA | VI < 0 | 3 | ||
| Input voltage | VI | -0.5 | 6.5 | V | 3 | ||
| Output clamping current | IOK | -50 | 50 | mA | VO > VCC or VO < 0 | 3 | |
| Output voltage | VO | -0.5 | 5.5 | V | 3 | ||
| Output current | IO | -50 | 50 | mA | VO = 0 V to VCC | 3 | |
| Supply current | ICC | 100 | mA | 3 | |||
| Ground current | IGND | -100 | mA | 3 | |||
| Total power dissipation | Ptot | 500 | mW | Tamb = -40 °C to +125 °C | 3 | ||
| Storage temperature | Tstg | -65 | 150 | °C | 3 | ||
| Supply voltage | VCC | 1.65 | 3.6 | V | 4 | ||
| Supply voltage (functional) | VCC | 1.2 | V | functional | 4 | ||
| Input voltage | VI | 0 | 5.5 | V | 4 | ||
| Output voltage | VO | 0 | V | max is VCC | 4 | ||
| Ambient temperature | Tamb | -40 | 125 | °C | 4 | ||
| Input transition rise and fall rate | Δt/ΔV | 0 | 20 | ns/V | VCC = 1.65 V to 2.7 V | 4 | |
| Input transition rise and fall rate | Δt/ΔV | 0 | 10 | ns/V | VCC = 2.7 V to 3.6 V | 4 | |
| HIGH-level input voltage | VIH | 1.08 | V | VCC = 1.2 V; both temperature columns | 4 | ||
| HIGH-level input voltage | VIH | 0.65 | V | VCC = 1.65 V to 1.95 V; min is 0.65VCC (value shown as factor of VCC) | 4 | ||
| HIGH-level input voltage | VIH | 1.7 | V | VCC = 2.3 V to 2.7 V; both temperature columns | 4 | ||
| HIGH-level input voltage | VIH | 2 | V | VCC = 2.7 V to 3.6 V; both temperature columns | 4 | ||
| LOW-level input voltage | VIL | 0.12 | V | VCC = 1.2 V; both temperature columns | 4 | ||
| LOW-level input voltage | VIL | 0.35 | V | VCC = 1.65 V to 1.95 V; max is 0.35VCC (value shown as factor of VCC) | 4 | ||
| LOW-level input voltage | VIL | 0.7 | V | VCC = 2.3 V to 2.7 V; both temperature columns | 4 | ||
| LOW-level input voltage | VIL | 0.8 | V | VCC = 2.7 V to 3.6 V; both temperature columns | 4 | ||
| HIGH-level output voltage | VOH | -0.2 | V | VI = VIH or VIL; IO = -100 μA; VCC = 1.65 V to 3.6 V; -40 °C to +85 °C; min is VCC - 0.2 | 4 | ||
| HIGH-level output voltage | VOH | 1.2 | V | VI = VIH or VIL; IO = -4 mA; VCC = 1.65 V; -40 °C to +85 °C | 4 | ||
| HIGH-level output voltage | VOH | 1.8 | V | VI = VIH or VIL; IO = -8 mA; VCC = 2.3 V; -40 °C to +85 °C | 4 | ||
| HIGH-level output voltage | VOH | 2.2 | V | VI = VIH or VIL; IO = -12 mA; VCC = 2.7 V; -40 °C to +85 °C | 4 | ||
| HIGH-level output voltage | VOH | 2.4 | V | VI = VIH or VIL; IO = -18 mA; VCC = 3.0 V; -40 °C to +85 °C | 4 | ||
| LOW-level output voltage | VOL | 0.2 | V | VI = VIH or VIL; IO = 100 μA; VCC = 1.65 V to 3.6 V; -40 °C to +85 °C | 4 | ||
| LOW-level output voltage | VOL | 0.45 | V | VI = VIH or VIL; IO = 4 mA; VCC = 1.65 V; -40 °C to +85 °C | 4 | ||
| LOW-level output voltage | VOL | 0.6 | V | VI = VIH or VIL; IO = 8 mA; VCC = 2.3 V; -40 °C to +85 °C | 4 | ||
| LOW-level output voltage | VOL | 0.4 | V | VI = VIH or VIL; IO = 12 mA; VCC = 2.7 V; -40 °C to +85 °C | 4 | ||
| LOW-level output voltage | VOL | 0.55 | V | VI = VIH or VIL; IO = 24 mA; VCC = 3.0 V; -40 °C to +85 °C | 4 | ||
| Input leakage current | II | -5 | 0.1 | 5 | μA | VCC = 3.6 V; VI = 5.5 V or GND; -40 °C to +85 °C | 5 |
| Input leakage current | II | -20 | 20 | μA | VCC = 3.6 V; VI = 5.5 V or GND; -40 °C to +125 °C | 5 | |
| Supply current | ICC | 0.1 | 10 | μA | VCC = 3.6 V; VI = VCC or GND; IO = 0 A; -40 °C to +85 °C | 5 | |
| Supply current | ICC | 40 | μA | VCC = 3.6 V; VI = VCC or GND; IO = 0 A; -40 °C to +125 °C | 5 | ||
| Additional supply current | ΔICC | 5 | 500 | μA | per input pin; VCC = 2.7 V to 3.6 V; VI = VCC - 0.6 V; IO = 0 A; -40 °C to +85 °C | 5 | |
| Additional supply current | ΔICC | 5000 | μA | per input pin; VCC = 2.7 V to 3.6 V; VI = VCC - 0.6 V; IO = 0 A; -40 °C to +125 °C | 5 | ||
| Propagation delay nA to nY | tpd | 0.3 | 3.7 | 8.8 | ns | VCC = 1.65 V to 1.95 V; -40 °C to +85 °C | 5 |
| Propagation delay nA to nY | tpd | 0.5 | 2.2 | 5 | ns | VCC = 2.3 V to 2.7 V; -40 °C to +85 °C | 5 |
| Propagation delay nA to nY | tpd | 1 | 2.1 | 5.5 | ns | VCC = 2.7 V; -40 °C to +85 °C | 5 |
| Propagation delay nA to nY | tpd | 1 | 2 | 4.5 | ns | VCC = 3.0 V to 3.6 V; -40 °C to +85 °C | 5 |
| Propagation delay nA to nY | tpd | 0.3 | 10.2 | ns | VCC = 1.65 V to 1.95 V; -40 °C to +125 °C | 5 | |
| Propagation delay nA to nY | tpd | 0.5 | 5.8 | ns | VCC = 2.3 V to 2.7 V; -40 °C to +125 °C | 5 | |
| Propagation delay nA to nY | tpd | 1 | 7 | ns | VCC = 2.7 V; -40 °C to +125 °C | 5 | |
| Propagation delay nA to nY | tpd | 1 | 6 | ns | VCC = 3.0 V to 3.6 V; -40 °C to +125 °C | 5 | |
| Output skew time | tsk(o) | 1 | ns | VCC = 3.0 V to 3.6 V; -40 °C to +85 °C | 5 | ||
| Output skew time | tsk(o) | 1.5 | ns | VCC = 3.0 V to 3.6 V; -40 °C to +125 °C | 5 | ||
| Propagation delay nA to nY | tpd | 14 | ns | VCC = 1.2 V | 5 | ||
| Input capacitance | CI | 4 | pF | VCC = 0 V to 3.6 V; VI = GND to VCC | 5 | ||
| Power dissipation capacitance | CPD | 3.9 | pF | per buffer; VI = GND to VCC; VCC = 1.65 V to 1.95 V | 5 | ||
| Power dissipation capacitance | CPD | 7.1 | pF | per buffer; VI = GND to VCC; VCC = 2.3 V to 2.7 V | 5 | ||
| Power dissipation capacitance | CPD | 9.9 | pF | per buffer; VI = GND to VCC; VCC = 3.0 V to 3.6 V | 5 |
CAD (KiCad official)
- Symbol:
74LVC04APW - Footprint:
Package_SO:TSSOP-14_4.4x5mm_P0.65mm - 3D model: TSSOP-14 (KiCad packages3D, STEP)
- 3D model files:
74lvc04apw-etched.step/74lvc04apw-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);74lvc04apw.step/74lvc04apw.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Nexperia datasheet (12 pp, sha256
111d1156e8fd41cd, retrieved 2026-10-26, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).