component
74LV595PW
Public Made by Adomby adom
Nexperia Shift Registers, TSSOP-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271
{
"schema_version": 1,
"type": "component",
"slug": "74lv595pw",
"title": "74LV595PW",
"brief": "Nexperia Shift Registers, TSSOP-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
"version": "0.1.0",
"license": "CC-BY-SA-4.0",
"tags": [
"component",
"logic",
"74lv595pw",
"factory-2.0.0",
"extractor-text"
],
"component": {
"mpn": "74LV595PW",
"manufacturer": "Nexperia",
"package": "TSSOP-16",
"pin_count": 16,
"category": "Logic",
"subcategory": "Shift Registers",
"datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588884868441264128",
"parts": {
"symbol": "74lv595pw.kicad_sym",
"footprint": "74lv595pw.kicad_mod",
"model_3d": "74lv595pw-hero.glb",
"model_3d_plain": "74lv595pw.glb",
"model_3d_step": "74lv595pw-etched.step",
"model_3d_step_plain": "74lv595pw.step",
"lbr": "74lv595pw.lbr"
},
"distributor_links": {
"lcsc": "C455077",
"mouser": "771-74LV595PW"
},
"distributor_check": {
"checked_at": "2026-10-09T15:08:42Z",
"source": "Component Ocean /api/assign-pns",
"digikey": {
"pn": null,
"status": "no match"
},
"mouser": {
"pn": "771-74LV595PW",
"status": "found",
"lifecycle": "End of Life"
}
},
"pins": [
{
"number": "1",
"name": "Q1",
"type": "tri_state",
"description": "Parallel data output Q1 of the storage register; it goes to high impedance when OE is HIGH, and the parallel outputs are bus driver outputs rated up to 35 mA."
},
{
"number": "2",
"name": "Q2",
"type": "tri_state",
"description": "Parallel data output Q2 of the storage register; it goes to high impedance when OE is HIGH, and the parallel outputs are bus driver outputs rated up to 35 mA."
},
{
"number": "3",
"name": "Q3",
"type": "tri_state",
"description": "Parallel data output Q3 of the storage register; it goes to high impedance when OE is HIGH, and the parallel outputs are bus driver outputs rated up to 35 mA."
},
{
"number": "4",
"name": "Q4",
"type": "tri_state",
"description": "Parallel data output Q4 of the storage register; it goes to high impedance when OE is HIGH, and the parallel outputs are bus driver outputs rated up to 35 mA."
},
{
"number": "5",
"name": "Q5",
"type": "tri_state",
"description": "Parallel data output Q5 of the storage register; it goes to high impedance when OE is HIGH, and the parallel outputs are bus driver outputs rated up to 35 mA."
},
{
"number": "6",
"name": "Q6",
"type": "tri_state",
"description": "Parallel data output Q6 of the storage register; it goes to high impedance when OE is HIGH, and the parallel outputs are bus driver outputs rated up to 35 mA."
},
{
"number": "7",
"name": "Q7",
"type": "tri_state",
"description": "Parallel data output Q7 of the storage register; it goes to high impedance when OE is HIGH, and the parallel outputs are bus driver outputs rated up to 35 mA."
},
{
"number": "8",
"name": "GND",
"type": "power_in",
"description": "Ground reference (0 V); all voltages in the datasheet are referenced to this pin."
},
{
"number": "9",
"name": "Q7S",
"type": "output",
"description": "Serial data output from the end of the 8-stage shift register, used for cascading devices; it is a standard driver output rated up to 25 mA."
},
{
"number": "10",
"name": "MR",
"type": "input",
"description": "Master reset input, active LOW; a LOW resets the shift register only, and the register contents are not changed by OE."
},
{
"number": "11",
"name": "SHCP",
"type": "input",
"description": "Shift register clock input; data on DS is shifted into the shift register on each LOW-to-HIGH transition of SHCP."
},
{
"number": "12",
"name": "STCP",
"type": "input",
"description": "Storage register clock input; the shift register contents are transferred to the storage register on each LOW-to-HIGH transition of STCP."
},
{
"number": "13",
"name": "OE",
"type": "input",
"description": "Output enable input, active LOW; a HIGH forces Q0 to Q7 into the high-impedance OFF-state without changing the register contents."
},
{
"number": "14",
"name": "DS",
"type": "input",
"description": "Serial data input to the shift register; it is sampled on SHCP with the setup and hold times given in the dynamic characteristics."
},
{
"number": "15",
"name": "Q0",
"type": "tri_state",
"description": "Parallel data output Q0 of the storage register; it goes to high impedance when OE is HIGH, and the parallel outputs are bus driver outputs rated up to 35 mA."
},
{
"number": "16",
"name": "VCC",
"type": "power_in",
"description": "Supply voltage; recommended operating range is 1.0 V to 3.6 V, with an absolute maximum of 4.6 V."
}
],
"provenance": {
"extractor": "extract_pins 0.3",
"factory_chain": {
"factory": "2.0.0",
"extractor": "extract_pins 0.3",
"primary_model": "claude-haiku-5-5",
"primary_mode": "text",
"consensus_model": "claude-sonnet-5-5",
"consensus": "agreed",
"guards": "pin_guards 0.1: passed",
"guard_notes": [
"extractor flagged: Pin assignment for SOT403-1 (TSSOP16) is taken from Table 2 (Pin description) and cross-checked agai; Pin types are inferred from the datasheet function descriptions: Q0-Q7 are 3-state outputs per the f"
],
"pages_sent": 17,
"cost_usd": 0.0869,
"at": "2026-10-09T15:06:23"
},
"datasheet": {
"url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588884868441264128",
"pages": 17,
"sha256": "7c0b925cf003104e",
"source_tier": "lcsc"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 16,
"described": 16,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"models_3d": [
{
"file": "74lv595pw.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.4,
5,
1.1
],
"zmin_mm": 0,
"centre_offset_mm": 0,
"footprint_binding": "identity",
"sha256": "6ad5e98224d02a427d9a6b929a28dbc158b9925fba5adec12db05079f1016948",
"checked": "2026-10-09",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "74lv595pw-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.4,
5,
1.1
],
"zmin_mm": 0,
"centre_offset_mm": 0,
"footprint_binding": "identity",
"sha256": "6985d44567fbe26fde990be34da990cd2fe4b64ec9faf10f99e2ebd21fd8f605",
"checked": "2026-10-09",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
},
"metadata": {
"specs": {
"Manufacturer": "Nexperia",
"Package": "TSSOP-16",
"Category": "Logic",
"Pins": "16"
}
},
"variants": [],
"sections": [
"hero",
"viewers",
"readme",
"breadcrumbs",
"info"
],
"discovery_triggers": [
"74lv595pw"
],
"discovery_pitch": "74LV595PW (Nexperia) component page: datasheet pinout, KiCad symbol, footprint and 3D.",
"author": {
"name": "Ray",
"email": "[email protected]"
},
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"74lv595pw.kicad_sym",
"74lv595pw.kicad_mod",
"74lv595pw.glb",
"74lv595pw.step",
"74lv595pw.lbr",
"docs/hero.png",
"docs/74lv595pw-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html",
"74lv595pw-hero.glb",
"74lv595pw-hero.overlay.json"
],
"visibility": {
"public": true
}
}