component

74LV123DB

Public Made by Adom

by adom

Nexperia Monostable Multivibrators, SSOP-16-208mil. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogic ics74lv123dbfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 2d ago
viewers 74lv123db: viewers · Ray 2d ago
74lv123db-etched.glb Publish 0.1.0 · Ray 2d ago
74lv123db-etched.step 74lv123db: factory component page (tier=mfr) · Ray 2d ago
74lv123db-hero.glb 74lv123db: hero GLB from the etched model (keeps the MPN mark) · Ray 2d ago
74lv123db-hero.overlay.json Publish 0.1.0 · Ray 2d ago
74lv123db.glb Publish 0.1.0 · Ray 2d ago
74lv123db.kicad_mod Publish 0.1.0 · Ray 2d ago
74lv123db.kicad_sym Publish 0.1.0 · Ray 2d ago
74lv123db.lbr Publish 0.1.0 · Ray 2d ago
74lv123db.step Publish 0.1.0 · Ray 2d ago
package.json Publish 0.1.0 · Ray 2d ago
page.json Set visibility: public · Ray 2d ago
README.md Publish 0.1.0 · Ray 2d ago

74LV123DB

Nexperia · Monostable Multivibrators · SSOP-16-208mil

74LV123DB from Nexperia, in a SSOP-16-208mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Negative-edge triggered input 1 of the gated monostable; the active LOW-going edge triggers the output pulse.
2 1B input Positive-edge triggered input 1 of the monostable; the active HIGH-going edge triggers or retriggers the output pulse.
3 1RD input Direct reset input 1; a LOW level (positive-edge triggered) terminates the output pulse and inhibits triggering.
4 ~1Q output Active LOW output 1 of the monostable (overline lost in the text layer; the pin is the complementary output 1Q̅).
5 2Q output Active HIGH output 2 of the monostable.
6 2CEXT passive External capacitor connection 2; for minimum noise generation the datasheet recommends grounding this pin externally to GND (pin 8).
7 2REXT/CEXT passive External resistor and capacitor connection 2 for the output pulse timing, with REXT specified from 2 kΩ to 1000 kΩ at VCC = 3.0 V to 3.6 V.
8 GND power_in Ground (0 V) reference for all voltages.
9 2A input Negative-edge triggered input 2 of the gated monostable; the active LOW-going edge triggers the output pulse.
10 2B input Positive-edge triggered input 2 of the monostable; the active HIGH-going edge triggers or retriggers the output pulse.
11 2RD input Direct reset input 2; a LOW level (positive-edge triggered) terminates the output pulse and inhibits triggering.
12 ~2Q output Active LOW output 2 of the monostable (overline lost in the text layer; the pin is the complementary output 2Q̅).
13 1Q output Active HIGH output 1 of the monostable.
14 1CEXT passive External capacitor connection 1; for minimum noise generation the datasheet recommends grounding this pin externally to GND (pin 8).
15 1REXT/CEXT passive External resistor and capacitor connection 1 for the output pulse timing, with REXT specified from 2 kΩ to 1000 kΩ at VCC = 3.0 V to 3.6 V.
16 VCC power_in Supply voltage; the device is guaranteed to function down to 1.0 V and the recommended operating range is 1.0 V to 5.5 V.

Key specifications

Parameter Value
Manufacturer Nexperia
Package SSOP-16-208mil
Category Logic ICs
Pins 16

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage VCC -0.5 7 V 7
Input clamping current IIK 20 mA VI < -0.5 V or VI > VCC + 0.5 V 7
Output clamping current IOK 50 mA VO < -0.5 V or VO > VCC + 0.5 V 7
Output current (except pins nREXT/CEXT) IO 25 mA VO = -0.5 V to (VCC + 0.5 V) 7
Supply current ICC 50 mA 7
Ground current IGND 50 mA 7
Storage temperature Tstg -65 150 °C 7
Total power dissipation, SSOP16 package Ptot 500 mW Tamb = -40 °C to +125 °C 7
Supply voltage VCC 1 3.3 5.5 V 7
Input voltage VI 0 V 7
Output voltage VO 0 V 7
Ambient temperature in free air Tamb -40 25 125 °C in free air 7
Input transition rise and fall rate t/V 500 ns/V VCC = 1.0 V to 2.0 V 7
Input transition rise and fall rate t/V 200 ns/V VCC = 2.0 V to 2.7 V 7
Input transition rise and fall rate t/V 100 ns/V VCC = 2.7 V to 3.6 V 7
Input transition rise and fall rate t/V 50 ns/V VCC = 3.6 V to 5.5 V 7
HIGH-level input voltage VIH 0.9 V VCC = 1.2 V 9
HIGH-level input voltage VIH 1.4 V VCC = 2.0 V 9
HIGH-level input voltage VIH 2 V VCC = 2.7 V to 3.6 V 9
LOW-level input voltage VIL 0.3 V VCC = 1.2 V 9
LOW-level input voltage VIL 0.6 V VCC = 2.0 V 9
LOW-level input voltage VIL 0.8 V VCC = 2.7 V to 3.6 V 9
HIGH-level output voltage VOH 1.8 V IO = 100 µA; VCC = 2.0 V 9
HIGH-level output voltage VOH 2.5 V IO = 100 µA; VCC = 2.7 V 9
HIGH-level output voltage VOH 2.8 V IO = 100 µA; VCC = 3.0 V 9
HIGH-level output voltage VOH 4.3 V IO = 100 µA; VCC = 4.5 V 9
HIGH-level output voltage VOH 2.2 V IO = 6 mA; VCC = 3.0 V 9
HIGH-level output voltage VOH 3.5 V IO = 12 mA; VCC = 4.5 V 9
LOW-level output voltage VOL 0.2 V IO = 100 µA; VCC = 2.0 V 9
LOW-level output voltage VOL 0.5 V IO = 6 mA; VCC = 3.0 V 9
LOW-level output voltage VOL 0.65 V IO = 12 mA; VCC = 4.5 V 9
Input leakage current II 1 µA VI = VCC or GND; VCC = 5.5 V 9
Supply current ICC 160 µA VI = VCC or GND; IO = 0 µA; VCC = 5.5 V 9
Additional supply current ICC 850 µA VI = VCC - 0.6 V; VCC = 2.7 V to 3.6 V 9
Propagation delay nRD, nA and nB to nQ tpd 92 ns VCC = 2.0 V 10
Propagation delay nRD, nA and nB to nQ tpd 68 ns VCC = 2.7 V 10
Propagation delay nRD, nA and nB to nQ tpd 57 ns VCC = 3.0 V to 3.6 V 10
Propagation delay nRD, nA and nB to nQ tpd 46 ns VCC = 4.5 V to 5.5 V 10
Propagation delay nRD to nQ (reset) tpd 68 ns VCC = 2.0 V 10
Propagation delay nRD to nQ (reset) tpd 51 ns VCC = 2.7 V 10
Propagation delay nRD to nQ (reset) tpd 45 ns VCC = 3.0 V to 3.6 V 10
Propagation delay nRD to nQ (reset) tpd 36 ns VCC = 4.5 V to 5.5 V 10
Pulse width tW 40 ns nA = LOW; VCC = 2.0 V 10
Pulse width tW 30 ns nA = LOW; VCC = 2.7 V 10
Pulse width tW 25 ns nA = LOW; VCC = 3.0 V to 3.6 V 10
Pulse width tW 20 ns nA = LOW; VCC = 4.5 V to 5.5 V 10
Pulse width tW 45 ns nRD = LOW; see Figure 13; VCC = 2.0 V 10

CAD (KiCad official)

  • Symbol: 74LV123DB
  • Footprint: Package_SO:SSOP-16_5.3x6.2mm_P0.65mm
  • 3D model: SSOP-16-208mil (KiCad packages3D, STEP)
  • 3D model files: 74lv123db-etched.step / 74lv123db-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 74lv123db.step / 74lv123db.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Nexperia datasheet (23 pp, sha256 c806815404acd6cb, retrieved 2026-10-28, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF