main
Download ZIP Propose a change
Generated by adom_assets · KiCad file format 20240108
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 20h ago
viewers 74lv04d: viewers · Ray 20h ago
74lv04d-etched.glb Publish 0.1.0 · Ray 20h ago
74lv04d-etched.step 74lv04d: factory component page (tier=mfr) · Ray 20h ago
74lv04d-hero.glb 74lv04d: hero GLB from the etched model (keeps the MPN mark) · Ray 20h ago
74lv04d-hero.overlay.json Publish 0.1.0 · Ray 20h ago
74lv04d.glb Publish 0.1.0 · Ray 20h ago
74lv04d.kicad_mod Publish 0.1.0 · Ray 20h ago
74lv04d.kicad_sym Publish 0.1.0 · Ray 20h ago
74lv04d.lbr Publish 0.1.0 · Ray 20h ago
74lv04d.step Publish 0.1.0 · Ray 20h ago
package.json Publish 0.1.0 · Ray 20h ago
page.json Set visibility: public · Ray 20h ago
README.md Publish 0.1.0 · Ray 20h ago

74LV04D

Nexperia · Inverters · SO-14

74LV04D from Nexperia, in a SO-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Data input of inverter 1; input voltage range is 0 V to VCC, and clamp diodes allow current-limited input above VCC.
2 1Y output Data output of inverter 1, the logic inverse of 1A; output current is limited to ±25 mA.
3 2A input Data input of inverter 2; input voltage range is 0 V to VCC, and clamp diodes allow current-limited input above VCC.
4 2Y output Data output of inverter 2, the logic inverse of 2A; output current is limited to ±25 mA.
5 3A input Data input of inverter 3; input voltage range is 0 V to VCC, and clamp diodes allow current-limited input above VCC.
6 3Y output Data output of inverter 3, the logic inverse of 3A; output current is limited to ±25 mA.
7 GND power_in Ground (0 V) reference for all voltages.
8 4Y output Data output of inverter 4, the logic inverse of 4A; output current is limited to ±25 mA.
9 4A input Data input of inverter 4; input voltage range is 0 V to VCC, and clamp diodes allow current-limited input above VCC.
10 5Y output Data output of inverter 5, the logic inverse of 5A; output current is limited to ±25 mA.
11 5A input Data input of inverter 5; input voltage range is 0 V to VCC, and clamp diodes allow current-limited input above VCC.
12 6Y output Data output of inverter 6, the logic inverse of 6A; output current is limited to ±25 mA.
13 6A input Data input of inverter 6; input voltage range is 0 V to VCC, and clamp diodes allow current-limited input above VCC.
14 VCC power_in Supply voltage; recommended operating range is 1.0 V to 5.5 V.

Key specifications

Parameter Value
Manufacturer Nexperia
Package SO-14
Category Logic
Pins 14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
supply voltage VCC -0.5 7 V 3
input clamping current IIK -20 20 mA VI < -0.5 V or VI > VCC + 0.5 V 3
output clamping current IOK -50 50 mA VO < -0.5 V or VO > VCC + 0.5 V 3
output current IO -25 25 mA VO = -0.5 V to (VCC + 0.5 V) 3
supply current ICC 50 mA 3
ground current IGND -50 mA 3
storage temperature Tstg -65 150 °C 3
total power dissipation Ptot 500 mW Tamb = -40 °C to +125 °C 3
supply voltage VCC 1 3.3 5.5 V 3
input voltage VI 0 V 3
output voltage VO 0 V 3
ambient temperature Tamb -40 25 125 °C 3
input transition rise and fall rate Δt/ΔV 500 ns/V VCC = 1.0 V to 2.0 V 3
input transition rise and fall rate Δt/ΔV 200 ns/V VCC = 2.0 V to 2.7 V 3
input transition rise and fall rate Δt/ΔV 100 ns/V VCC = 2.7 V to 3.6 V 3
input transition rise and fall rate Δt/ΔV 50 ns/V VCC = 3.6 V to 5.5 V 3
HIGH-level input voltage VIH 0.9 V VCC = 1.2 V 4
HIGH-level input voltage VIH 1.4 V VCC = 2.0 V 4
HIGH-level input voltage VIH 2 V VCC = 2.7 V to 3.6 V 4
LOW-level input voltage VIL 0.3 V VCC = 1.2 V 4
LOW-level input voltage VIL 0.6 V VCC = 2.0 V 4
LOW-level input voltage VIL 0.8 V VCC = 2.7 V to 3.6 V 4
HIGH-level output voltage VOH 1.8 2 V VI = VIH or VIL; lO = -100 μA; VCC = 2.0 V 4
HIGH-level output voltage VOH 2.5 2.7 V VI = VIH or VIL; lO = -100 μA; VCC = 2.7 V 4
HIGH-level output voltage VOH 2.8 3 V VI = VIH or VIL; lO = -100 μA; VCC = 3.0 V 4
HIGH-level output voltage VOH 4.3 4.5 V VI = VIH or VIL; lO = -100 μA; VCC = 4.5 V 4
HIGH-level output voltage VOH 2.2 2.82 V VI = VIH or VIL; lO = -6 mA; VCC = 3.0 V 4
HIGH-level output voltage VOH 3.5 4.2 V VI = VIH or VIL; lO = -12 mA; VCC = 4.5 V 4
LOW-level output voltage VOL 0 0.2 V VI = VIH or VIL; IO = 100 μA; VCC = 2.0 V 4
LOW-level output voltage VOL 0.25 0.5 V VI = VIH or VIL; IO = 6 mA; VCC = 3.0 V 4
LOW-level output voltage VOL 0.35 0.65 V VI = VIH or VIL; IO = 12 mA; VCC = 4.5 V 4
input leakage current II 1 μA VI = VCC or GND; VCC = 5.5 V 4
supply current ICC 40 μA VI = VCC or GND; IO = 0 A; VCC = 5.5 V 4
additional supply current ΔICC 850 μA per input; VI = VCC - 0.6 V; VCC = 2.7 V to 3.6 V 4
propagation delay tpd 14 25 ns nA to nY; see Fig. 4; VCC = 2.0 V 5
propagation delay tpd 10 19 ns nA to nY; see Fig. 4; VCC = 2.7 V 5
propagation delay tpd 8 15 ns nA to nY; see Fig. 4; VCC = 3.0 V to 3.6 V 5
propagation delay tpd 11 ns nA to nY; see Fig. 4; VCC = 4.5 V to 5.5 V 5

CAD (KiCad official)

  • Symbol: 74LV04D
  • Footprint: Adom_Gen:Nexperia_74
  • 3D model: SO-14 (KiCad packages3D, STEP)
  • 3D model files: 74lv04d-etched.step / 74lv04d-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 74lv04d.step / 74lv04d.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Nexperia datasheet (12 pp, sha256 576e649169cea5bc, retrieved 2026-10-27, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus off (skipped (clean text read)), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF