component
74LCX541FT
Public Made by Adomby adom
TOSHIBA Buffers, Drivers, Receivers, Transceivers, TSSOP-20. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 5d ago |
| viewers | 5d ago |
| 74lcx541ft-etched.glb | 5d ago |
| 74lcx541ft-etched.step | 5d ago |
| 74lcx541ft-hero.glb | 5d ago |
| 74lcx541ft-hero.overlay.json | 5d ago |
| 74lcx541ft.glb | 5d ago |
| 74lcx541ft.kicad_mod | 5d ago |
| 74lcx541ft.kicad_sym | 5d ago |
| 74lcx541ft.lbr | 5d ago |
| 74lcx541ft.step | 5d ago |
| package.json | 5d ago |
| page.json | 5d ago |
| README.md | 5d ago |
74LCX541FT
TOSHIBA · Buffers, Drivers, Receivers, Transceivers · TSSOP-20
74LCX541FT from TOSHIBA, in a TSSOP-20. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | OE1 | input | Active-low output enable 1; when either OE1 or OE2 is high the outputs are in the high-impedance state. |
| 2 | A1 | input | Data input 1 of the octal non-inverting buffer, 5-V tolerant. |
| 3 | A2 | input | Data input 2 of the octal non-inverting buffer, 5-V tolerant. |
| 4 | A3 | input | Data input 3 of the octal non-inverting buffer, 5-V tolerant. |
| 5 | A4 | input | Data input 4 of the octal non-inverting buffer, 5-V tolerant. |
| 6 | A5 | input | Data input 5 of the octal non-inverting buffer, 5-V tolerant. |
| 7 | A6 | input | Data input 6 of the octal non-inverting buffer, 5-V tolerant. |
| 8 | A7 | input | Data input 7 of the octal non-inverting buffer, 5-V tolerant. |
| 9 | A8 | input | Data input 8 of the octal non-inverting buffer, 5-V tolerant. |
| 10 | GND | power_in | Ground pin (0 V reference). |
| 11 | Y8 | tri_state | 3-state output 8, high-impedance when either OE1 or OE2 is high; 5-V tolerant, IOH/IOL 24 mA min at VCC = 3.0 V. |
| 12 | Y7 | tri_state | 3-state output 7, high-impedance when either OE1 or OE2 is high; 5-V tolerant, IOH/IOL 24 mA min at VCC = 3.0 V. |
| 13 | Y6 | tri_state | 3-state output 6, high-impedance when either OE1 or OE2 is high; 5-V tolerant, IOH/IOL 24 mA min at VCC = 3.0 V. |
| 14 | Y5 | tri_state | 3-state output 5, high-impedance when either OE1 or OE2 is high; 5-V tolerant, IOH/IOL 24 mA min at VCC = 3.0 V. |
| 15 | Y4 | tri_state | 3-state output 4, high-impedance when either OE1 or OE2 is high; 5-V tolerant, IOH/IOL 24 mA min at VCC = 3.0 V. |
| 16 | Y3 | tri_state | 3-state output 3, high-impedance when either OE1 or OE2 is high; 5-V tolerant, IOH/IOL 24 mA min at VCC = 3.0 V. |
| 17 | Y2 | tri_state | 3-state output 2, high-impedance when either OE1 or OE2 is high; 5-V tolerant, IOH/IOL 24 mA min at VCC = 3.0 V. |
| 18 | Y1 | tri_state | 3-state output 1, high-impedance when either OE1 or OE2 is high; 5-V tolerant, IOH/IOL 24 mA min at VCC = 3.0 V. |
| 19 | OE2 | input | Active-low output enable 2; when either OE1 or OE2 is high the outputs are in the high-impedance state. |
| 20 | VCC | power_in | Positive supply voltage, operating range 1.65 to 3.6 V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | TOSHIBA |
| Package | TSSOP-20 |
| Category | Logic |
| Pins | 20 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply voltage | VCC | -0.5 | 6.5 | V | 3 | ||
| Input voltage | VIN | -0.5 | 6.5 | V | 3 | ||
| Output voltage | VOUT | -0.5 | 6.5 | V | Output in OFF state (Note 1) | 3 | |
| Output voltage (max printed as VCC + 0.5) | VOUT | -0.5 | V | High or low state (Note 2) | 3 | ||
| Input diode current | IIK | -50 | mA | 3 | |||
| Output diode current | IOK | -50 | 50 | mA | VOUT < GND, VOUT > VCC (Note 3) | 3 | |
| Output current | IOUT | -50 | 50 | mA | 3 | ||
| Power dissipation | PD | 180 | mW | 3 | |||
| VCC/ground current | ICC/IGND | -100 | 100 | mA | 3 | ||
| Storage temperature | Tstg | -65 | 150 | °C | 3 | ||
| Supply voltage (operating) | VCC | 1.65 | 3.6 | V | 4 | ||
| Supply voltage (data retention) | VCC | 1.5 | 3.6 | V | Data retention only (Note 1) | 4 | |
| Input voltage | VIN | 0 | 5.5 | V | 4 | ||
| Output voltage (OFF state) | VOUT | 0 | 5.5 | V | Output in OFF state (Note 2) | 4 | |
| Output voltage (max printed as VCC) | VOUT | 0 | V | High or low state (Note 3) | 4 | ||
| Output current IOH/IOL | IOH,IOL | -24 | 24 | mA | VCC = 3.0 to 3.6 V (Note 4) | 4 | |
| Output current IOH/IOL | IOH,IOL | -12 | 12 | mA | VCC = 2.7 to 3.0 V (Note 5) | 4 | |
| Operating temperature | Topr | -40 | 85 | °C | 4 | ||
| Input rise and fall times | dt/dv | 0 | 10 | ns/V | VIN = 0.8 to 2.0 V, VCC = 3.0 V (Note 6) | 4 | |
| High-level input voltage | VIH | 1.7 | V | VCC = 2.3 to 2.7 V; Ta = -40 to 85 °C | 4 | ||
| High-level input voltage | VIH | 2 | V | VCC = 2.7 to 3.6 V; Ta = -40 to 85 °C | 4 | ||
| Low-level input voltage | VIL | 0.7 | V | VCC = 2.3 to 2.7 V; Ta = -40 to 85 °C | 4 | ||
| Low-level input voltage | VIL | 0.8 | V | VCC = 2.7 to 3.6 V; Ta = -40 to 85 °C | 4 | ||
| High-level output voltage | VOH | 1.05 | V | VIN = VIH or VIL; IOH = -4 mA; VCC = 1.65 V; Ta = -40 to 85 °C | 4 | ||
| High-level output voltage | VOH | 1.7 | V | VIN = VIH or VIL; IOH = -8 mA; VCC = 2.3 V; Ta = -40 to 85 °C | 4 | ||
| High-level output voltage | VOH | 2.2 | V | VIN = VIH or VIL; IOH = -12 mA; VCC = 2.7 V; Ta = -40 to 85 °C | 4 | ||
| High-level output voltage | VOH | 2.4 | V | VIN = VIH or VIL; IOH = -18 mA; VCC = 3.0 V; Ta = -40 to 85 °C | 4 | ||
| Low-level output voltage | VOL | 0.2 | V | VIN = VIH or VIL; IOL = 100 µA; VCC = 1.65 to 3.6 V; Ta = -40 to 85 °C | 4 | ||
| Low-level output voltage | VOL | 0.45 | V | VIN = VIH or VIL; IOL = 4 mA; VCC = 1.65 V; Ta = -40 to 85 °C | 4 | ||
| Low-level output voltage | VOL | 0.7 | V | VIN = VIH or VIL; IOL = 8 mA; VCC = 2.3 V; Ta = -40 to 85 °C | 4 | ||
| Low-level output voltage | VOL | 0.4 | V | VIN = VIH or VIL; IOL = 12 mA; VCC = 2.7 V; Ta = -40 to 85 °C | 4 | ||
| Low-level output voltage | VOL | 0.55 | V | VIN = VIH or VIL; IOL = 24 mA; VCC = 3.0 V; Ta = -40 to 85 °C | 4 | ||
| Input leakage current | IIN | -5 | 5 | µA | VIN = 0 to 5.5 V; VCC = 1.65 to 3.6 V; Ta = -40 to 85 °C | 4 | |
| 3-state output OFF-state leakage current | IOZ | -5 | 5 | µA | VIN = VIH or VIL; VOUT = 0 to 5.5 V; VCC = 1.65 to 3.6 V; Ta = -40 to 85 °C | 4 | |
| Power-OFF leakage current | IOFF | 10 | µA | VIN/VOUT = 5.5 V; VCC = 0 V; Ta = -40 to 85 °C | 4 | ||
| Quiescent supply current | ICC | 10 | µA | VIN = VCC or GND; VCC = 1.65 to 3.6 V; Ta = -40 to 85 °C | 4 | ||
| Quiescent supply current (per input) | ΔICC | 500 | µA | VIH = VCC - 0.6 V (per input); VIN/VOUT = 3.6 to 5.5 V; VCC = 2.7 to 3.6 V; Ta = -40 to 85 °C | 4 | ||
| Propagation delay time | tPLH,tPHL | 25 | ns | VCC = 1.8 ± 0.15 V; see 11.5 AC Test Circuit, Fig. 11.6.1; Ta = -40 to 85 °C | 5 | ||
| Propagation delay time | tPLH,tPHL | 8.5 | ns | VCC = 2.5 ± 0.2 V; see 11.5 AC Test Circuit, Fig. 11.6.1; Ta = -40 to 85 °C | 5 | ||
| Propagation delay time | tPLH,tPHL | 7.5 | ns | VCC = 2.7 V; see 11.5 AC Test Circuit, Fig. 11.6.1; Ta = -40 to 85 °C | 5 | ||
| Propagation delay time | tPLH,tPHL | 6.5 | ns | VCC = 3.3 ± 0.3 V; see 11.5 AC Test Circuit, Fig. 11.6.1; Ta = -40 to 85 °C | 5 | ||
| 3-state output enable time | tPZL,tPZH | 34 | ns | VCC = 1.8 ± 0.15 V; see 11.5 AC Test Circuit, Fig. 11.6.2; Ta = -40 to 85 °C | 5 | ||
| 3-state output enable time | tPZL,tPZH | 17 | ns | VCC = 2.5 ± 0.2 V; see 11.5 AC Test Circuit, Fig. 11.6.2; Ta = -40 to 85 °C | 5 | ||
| 3-state output enable time | tPZL,tPZH | 9.5 | ns | VCC = 2.7 V; see 11.5 AC Test Circuit, Fig. 11.6.2; Ta = -40 to 85 °C | 5 | ||
| 3-state output enable time | tPZL,tPZH | 8.5 | ns | VCC = 3.3 ± 0.3 V; see 11.5 AC Test Circuit, Fig. 11.6.2; Ta = -40 to 85 °C | 5 | ||
| 3-state output disable time | tPLZ,tPHZ | 32 | ns | VCC = 1.8 ± 0.15 V; see 11.5 AC Test Circuit, Fig. 11.6.2; Ta = -40 to 85 °C | 5 | ||
| 3-state output disable time | tPLZ,tPHZ | 16 | ns | VCC = 2.5 ± 0.2 V; see 11.5 AC Test Circuit, Fig. 11.6.2; Ta = -40 to 85 °C | 5 | ||
| 3-state output disable time | tPLZ,tPHZ | 8.5 | ns | VCC = 2.7 V; see 11.5 AC Test Circuit, Fig. 11.6.2; Ta = -40 to 85 °C | 5 | ||
| 3-state output disable time | tPLZ,tPHZ | 7.5 | ns | VCC = 3.3 ± 0.3 V; see 11.5 AC Test Circuit, Fig. 11.6.2; Ta = -40 to 85 °C | 5 | ||
| Output skew | tosLH,tosHL | 1 | ns | VCC = 2.7 V and 3.3 ± 0.3 V (single value printed); Note 1 (design-guaranteed) | 5 |
CAD (KiCad official)
- Symbol:
74LCX541FT - Footprint:
Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm - 3D model: TSSOP-20 (KiCad packages3D, STEP)
- 3D model files:
74lcx541ft-etched.step/74lcx541ft-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);74lcx541ft.step/74lcx541ft.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: TOSHIBA datasheet (9 pp, sha256
b8a4a9d2fcc7dcaf, retrieved 2026-10-18, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text+vision), consensusclaude-opus-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).