component

74LCX38MTCX

Public Made by Adom

by adom

onsemi Logic Gates, TSSOP-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogic74lcx38mtcxfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 6d ago
viewers 74lcx38mtcx: viewers · Ray 6d ago
74lcx38mtcx-etched.glb Publish 0.1.0 · Ray 6d ago
74lcx38mtcx-etched.step 74lcx38mtcx: factory component page (tier=mfr) · Ray 6d ago
74lcx38mtcx-hero.glb 74lcx38mtcx: hero GLB from the etched model (keeps the MPN mark) · Ray 6d ago
74lcx38mtcx-hero.overlay.json Publish 0.1.0 · Ray 6d ago
74lcx38mtcx.glb Publish 0.1.0 · Ray 6d ago
74lcx38mtcx.kicad_mod Publish 0.1.0 · Ray 6d ago
74lcx38mtcx.kicad_sym Publish 0.1.0 · Ray 6d ago
74lcx38mtcx.lbr Publish 0.1.0 · Ray 6d ago
74lcx38mtcx.step Publish 0.1.0 · Ray 6d ago
package.json Publish 0.1.0 · Ray 6d ago
page.json Set visibility: public · Ray 6d ago
README.md Publish 0.1.0 · Ray 6d ago

74LCX38MTCX

onsemi · Logic Gates · TSSOP-14

74LCX38MTCX from onsemi, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 A0 input Gate 0 input A, 5V tolerant (VI 0 to 5.5V recommended); unused inputs must be held HIGH or LOW and may not float.
2 B0 input Gate 0 input B, 5V tolerant (VI 0 to 5.5V recommended); unused inputs must be held HIGH or LOW and may not float.
3 O0 output Gate 0 open-drain NAND output (active pull-down only), sinking up to 24 mA at VCC 3.0V to 3.6V and tolerating 0 to 5.5V.
4 A1 input Gate 1 input A, 5V tolerant (VI 0 to 5.5V recommended); unused inputs must be held HIGH or LOW and may not float.
5 B1 input Gate 1 input B, 5V tolerant (VI 0 to 5.5V recommended); unused inputs must be held HIGH or LOW and may not float.
6 O1 output Gate 1 open-drain NAND output (active pull-down only), sinking up to 24 mA at VCC 3.0V to 3.6V and tolerating 0 to 5.5V.
7 GND power_in Ground pin; DC ground current per ground pin is limited to ±100 mA.
8 O3 output Gate 3 open-drain NAND output (active pull-down only), sinking up to 24 mA at VCC 3.0V to 3.6V and tolerating 0 to 5.5V.
9 B3 input Gate 3 input B, 5V tolerant (VI 0 to 5.5V recommended); unused inputs must be held HIGH or LOW and may not float.
10 A3 input Gate 3 input A, 5V tolerant (VI 0 to 5.5V recommended); unused inputs must be held HIGH or LOW and may not float.
11 O2 output Gate 2 open-drain NAND output (active pull-down only), sinking up to 24 mA at VCC 3.0V to 3.6V and tolerating 0 to 5.5V.
12 B2 input Gate 2 input B, 5V tolerant (VI 0 to 5.5V recommended); unused inputs must be held HIGH or LOW and may not float.
13 A2 input Gate 2 input A, 5V tolerant (VI 0 to 5.5V recommended); unused inputs must be held HIGH or LOW and may not float.
14 VCC power_in Supply voltage pin, operating range 2.0V to 3.6V (2.3V to 3.6V specified), absolute maximum 7.0V.

Key specifications

Parameter Value
Manufacturer onsemi
Package TSSOP-14
Category Logic
Pins 14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply Voltage VCC -0.5 7 V 3
DC Input Voltage VI -0.5 7 V 3
DC Output Voltage VO -0.5 7 V Output in HIGH or LOW State (Note 3) 3
DC Input Diode Current IIK 50 mA VI GND 3
DC Output Diode Current IOK 50 mA VO GND 3
DC Output Sink Current (IOL) IO 50 mA 3
DC Supply Current per Supply Pin ICC -100 100 mA 3
DC Ground Current per Ground Pin IGND -100 100 mA 3
Storage Temperature TSTG -65 150 °C 3
Supply Voltage Operating VCC 2 3.6 V Operating 3
Supply Voltage Data Retention VCC 1.5 3.6 V Data Retention 3
Input Voltage VI 0 5.5 V 3
Output Voltage VO 0 5.5 V 3
Output Current IOL IOL 24 mA VCC 3.0V to 3.6V 3
Output Current IOL IOL 12 mA VCC 2.7V to 3.0V 3
Output Current IOL IOL 8 mA VCC 2.3V to 2.7V 3
Free-Air Operating Temperature TA -40 85 °C 3
Input Edge Rate Δt/ΔV 0 10 ns/V VIN 0.8V to 2.0V, VCC 3.0V 3
HIGH Level Input Voltage VIH 1.7 V VCC 2.3V to 2.7V, TA -40°C to 85°C 3
HIGH Level Input Voltage VIH 2 V VCC 2.7V to 3.6V, TA -40°C to 85°C 3
LOW Level Input Voltage VIL 0.7 V VCC 2.3V to 2.7V, TA -40°C to 85°C 3
LOW Level Input Voltage VIL 0.8 V VCC 2.3V to 3.6V, TA -40°C to 85°C 3
LOW Level Output Voltage VOL 0.2 V IOL 100 µA, VCC 2.3V to 3.6V 3
LOW Level Output Voltage VOL 0.6 V IOL 8 mA, VCC 2.3V 3
LOW Level Output Voltage VOL 0.4 V IOL 12 mA, VCC 2.7V 3
LOW Level Output Voltage VOL 0.55 V IOL 24 mA, VCC 3.0V 3
Input Leakage Current II -5 5 µA 0 ≤ VI ≤ 5.5V, VCC 2.3V to 3.6V 3
Power-Off Leakage Current IOFF 10 µA VI or VO 5.5V, VCC 0V 3
Quiescent Supply Current ICC 10 µA VI VCC or GND, VCC 2.3V to 3.6V 3
Quiescent Supply Current ICC -10 10 µA 3.6V ≤ VI ≤ 5.5V, VCC 2.3V to 3.6V 3
Increase in ICC per Input ΔICC 500 µA VIH VCC - 0.6V, VCC 2.3V to 3.6V 3
Off State Current IOHZ 10 µA VO 5.5V, VCC 2.0V to 3.6V 3
Propagation Delay Time tPZL tPZL 1.5 5 ns VCC 3.3V ±0.3V, CL 50 pF, RL 500 ohm, TA -40°C to 85°C 4
Propagation Delay Time tPZL tPZL 1.5 5.5 ns VCC 2.7V, CL 50 pF, RL 500 ohm, TA -40°C to 85°C 4
Propagation Delay Time tPZL tPZL 1.5 6.5 ns VCC 2.5V ±0.2V, CL 30 pF, RL 500 ohm, TA -40°C to 85°C 4
Propagation Delay Time tPLZ tPLZ 1.5 5 ns VCC 3.3V ±0.3V, CL 50 pF, RL 500 ohm, TA -40°C to 85°C 4
Propagation Delay Time tPLZ tPLZ 1.5 5.5 ns VCC 2.7V, CL 50 pF, RL 500 ohm, TA -40°C to 85°C 4
Propagation Delay Time tPLZ tPLZ 1.5 6 ns VCC 2.5V ±0.2V, CL 30 pF, RL 500 ohm, TA -40°C to 85°C 4
Output to Output Skew tOSHL, tOSLH 1 ns TA -40°C to 85°C, RL 500 ohm, Note 5 4

CAD (KiCad official)

  • Symbol: 74LCX38MTCX
  • Footprint: Package_SO:TSSOP-14_4.4x5mm_P0.65mm
  • 3D model: TSSOP-14 (KiCad packages3D, STEP)
  • 3D model files: 74lcx38mtcx-etched.step / 74lcx38mtcx-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 74lcx38mtcx.step / 74lcx38mtcx.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: onsemi datasheet (9 pp, sha256 d394f0e188a0584e, retrieved 2026-10-17, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF