component

74LCX00MTCX

Public Made by Adom

by adom

onsemi Logic Gates, TSSOP-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogic74lcx00mtcxfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 5d ago
viewers 74lcx00mtcx: viewers · Ray 5d ago
74lcx00mtcx-etched.glb Publish 0.1.0 · Ray 5d ago
74lcx00mtcx-etched.step 74lcx00mtcx: factory component page (tier=lcsc) · Ray 5d ago
74lcx00mtcx-hero.glb 74lcx00mtcx: hero GLB from the etched model (keeps the MPN mark) · Ray 5d ago
74lcx00mtcx-hero.overlay.json Publish 0.1.0 · Ray 5d ago
74lcx00mtcx.glb Publish 0.1.0 · Ray 5d ago
74lcx00mtcx.kicad_mod Publish 0.1.0 · Ray 5d ago
74lcx00mtcx.kicad_sym Publish 0.1.0 · Ray 5d ago
74lcx00mtcx.lbr Publish 0.1.0 · Ray 5d ago
74lcx00mtcx.step Publish 0.1.0 · Ray 5d ago
package.json Publish 0.1.0 · Ray 5d ago
page.json Set visibility: public · Ray 5d ago
README.md Publish 0.1.0 · Ray 5d ago

74LCX00MTCX

onsemi · Logic Gates · TSSOP-14

74LCX00MTCX from onsemi, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 A0 input Gate 0 input A; 5V tolerant input (up to 7V abs max), must be held HIGH or LOW and not left floating.
2 B0 input Gate 0 input B; 5V tolerant input (up to 7V abs max), must be held HIGH or LOW and not left floating.
3 O0 output Gate 0 NAND output (active-low O0) with ±24mA drive at VCC = 3.0V-3.6V.
4 A1 input Gate 1 input A; 5V tolerant input (up to 7V abs max), must be held HIGH or LOW and not left floating.
5 B1 input Gate 1 input B; 5V tolerant input (up to 7V abs max), must be held HIGH or LOW and not left floating.
6 O1 output Gate 1 NAND output (active-low O1) with ±24mA drive at VCC = 3.0V-3.6V.
7 GND power_in Ground pin; DC ground current limit is ±100mA per ground pin.
8 O3 output Gate 3 NAND output (active-low O3) with ±24mA drive at VCC = 3.0V-3.6V.
9 B3 input Gate 3 input B; 5V tolerant input (up to 7V abs max), must be held HIGH or LOW and not left floating.
10 A3 input Gate 3 input A; 5V tolerant input (up to 7V abs max), must be held HIGH or LOW and not left floating.
11 O2 output Gate 2 NAND output (active-low O2) with ±24mA drive at VCC = 3.0V-3.6V.
12 B2 input Gate 2 input B; 5V tolerant input (up to 7V abs max), must be held HIGH or LOW and not left floating.
13 A2 input Gate 2 input A; 5V tolerant input (up to 7V abs max), must be held HIGH or LOW and not left floating.
14 VCC power_in Supply voltage, 2.0V to 3.6V operating (2.3V-3.6V specified), absolute maximum -0.5V to +7.0V.

Key specifications

Parameter Value
Manufacturer onsemi
Package TSSOP-14
Category Logic
Pins 14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
VCC Supply Voltage (Operating) VCC 2 3.6 V 4
VCC Supply Voltage (Data Retention) VCC 1.5 3.6 V Data retention 4
Input Voltage VI 0 5.5 V 4
Output Voltage, HIGH or LOW State VO 0 V Upper limit printed as VCC 4
Output Current IOH / IOL -24 24 mA VCC = 3.0V-3.6V 4
Output Current IOH / IOL -12 12 mA VCC = 2.7V-3.0V 4
Output Current IOH / IOL -8 8 mA VCC = 2.3V-2.7V 4
Free-Air Operating Temperature TA -40 85 °C 4
Input Edge Rate ∆t / ∆V 0 10 ns/V VIN = 0.8V-2.0V, VCC = 3.0V 4
VCC Supply Voltage VCC -0.5 7 V 4
VI DC Input Voltage VI -0.5 7 V 4
VO DC Output Voltage VO -0.5 V Output in HIGH or LOW state; upper limit printed as VCC + 0.5V 4
DC Input Diode Current IIK -50 mA VI < GND 4
DC Output Diode Current IOK -50 mA VO < GND 4
DC Output Diode Current IOK 50 mA VO > VCC 4
DC Output Source/Sink Current IO -50 50 mA 4
DC Supply Current per Supply Pin ICC -100 100 mA 4
DC Ground Current per Ground Pin IGND -100 100 mA 4
Storage Temperature TSTG -65 150 °C 4
HIGH Level Input Voltage VIH 1.7 V VCC = 2.3V-2.7V; TA = -40°C to +85°C 5
HIGH Level Input Voltage VIH 2 V VCC = 2.7V-3.6V; TA = -40°C to +85°C 5
LOW Level Input Voltage VIL 0.7 V VCC = 2.3V-2.7V; TA = -40°C to +85°C 5
LOW Level Input Voltage VIL 0.8 V VCC = 2.7V-3.6V; TA = -40°C to +85°C 5
HIGH Level Output Voltage VOH 1.8 V VCC = 2.3 V; IOH = -8mA 5
HIGH Level Output Voltage VOH 2.2 V VCC = 2.7 V; IOH = -12mA 5
HIGH Level Output Voltage VOH 2.4 V VCC = 3.0 V; IOH = -18mA 5
LOW Level Output Voltage VOL 0.2 V VCC = 2.3V-3.6V; IOL = 100µA 5
LOW Level Output Voltage VOL 0.6 V VCC = 2.3 V; IOL = 8mA 5
LOW Level Output Voltage VOL 0.4 V VCC = 2.7 V; IOL = 12mA 5
LOW Level Output Voltage VOL 0.55 V IOL = 24mA (VCC column blank) 5
Input Leakage Current II -5 5 µA VCC = 2.3V-3.6V; 0 ≤ VI ≤ 5.5V 5
Power-Off Leakage Current IOFF 10 µA VCC = 0; VI or VO = 5.5V 5
Quiescent Supply Current ICC 10 µA VCC = 2.3V-3.6V; VI = VCC or GND 5
Quiescent Supply Current ICC -10 10 µA 3.6V ≤ VI ≤ 5.5V 5
Increase in ICC per Input ∆ICC 500 µA VCC = 2.3V-3.6V; VIH = VCC - 0.6V 5
Propagation Delay tPHL, tPLH 1.5 5.2 ns VCC = 3.3V ± 0.3V; CL = 50pF; TA = -40°C to +85°C, RL = 500Ω 5
Propagation Delay tPHL, tPLH 1.5 6 ns VCC = 2.7V; CL = 50pF; TA = -40°C to +85°C, RL = 500Ω 5
Propagation Delay tPHL, tPLH 1.5 6.2 ns VCC = 2.5V ± 0.2V; CL = 30pF; TA = -40°C to +85°C, RL = 500Ω 5
Output to Output Skew tOSHL, tOSLH 1 ns Note 4; TA = -40°C to +85°C, RL = 500Ω 5
Quiet Output Dynamic Peak VOL VOLP 0.8 V VCC = 3.3V; CL = 50pF; VIH = 3.3V; VIL = 0V; TA = 25°C 6
Quiet Output Dynamic Peak VOL VOLP 0.6 V VCC = 2.5V; CL = 30pF; VIH = 2.5V; VIL = 0V; TA = 25°C 6
Quiet Output Dynamic Valley VOL VOLV -0.8 V VCC = 3.3V; CL = 50pF; VIH = 3.3V; VIL = 0V; TA = 25°C 6
Quiet Output Dynamic Valley VOL VOLV -0.6 V VCC = 2.5V; CL = 30pF; VIH = 2.5V; VIL = 0V; TA = 25°C 6
Input Capacitance CIN 7 pF VCC = Open; VI = 0V or VCC 6
Output Capacitance COUT 8 pF VCC = 3.3V; VI = 0V or VCC 6
Power Dissipation Capacitance CPD 25 pF VCC = 3.3V; VI = 0V or VCC; f = 10MHz 6

CAD (KiCad official)

  • Symbol: 74LCX00MTCX
  • Footprint: Package_SO:TSSOP-14_4.4x5mm_P0.65mm
  • 3D model: TSSOP-14 (KiCad packages3D, STEP)
  • 3D model files: 74lcx00mtcx-etched.step / 74lcx00mtcx-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 74lcx00mtcx.step / 74lcx00mtcx.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: onsemi datasheet (14 pp, sha256 56496c5420054077, retrieved 2026-10-19, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF