component
74LCX00FT
Public Made by Adomby adom
TOSHIBA Gates, TSSOP-14. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.
main
Ray
74lcx00ft: white body in tscircuit (pre-1.8 etch structure under an assembly instance); Ray 2026-10-19: black IC body w…
a537dc8
15d ago
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239
{
"schema_version": 1,
"type": "component",
"slug": "74lcx00ft",
"title": "74LCX00FT",
"brief": "TOSHIBA Gates, TSSOP-14. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.",
"version": "0.1.0",
"license": "CC-BY-SA-4.0",
"tags": [
"component",
"logic",
"74lcx00ft"
],
"component": {
"mpn": "74LCX00FT",
"manufacturer": "TOSHIBA",
"package": "TSSOP-14",
"pin_count": 14,
"category": "Logic",
"subcategory": "Gates",
"datasheet": "https://wmsc.lcsc.com/wmsc/upload/file/pdf/v2/lcsc/2312040144_TOSHIBA-74LCX00FT_C5916104.pdf",
"parts": {
"symbol": "74lcx00ft.kicad_sym",
"footprint": "74lcx00ft.kicad_mod",
"model_3d": "74lcx00ft-etched.glb",
"model_3d_plain": "74lcx00ft.glb",
"model_3d_step": "74lcx00ft-etched.step",
"model_3d_step_plain": "74lcx00ft.step",
"lbr": "74lcx00ft.lbr"
},
"distributor_links": {},
"pins": [
{
"number": "1",
"name": "1A",
"type": "input",
"description": "Gate 1, input A. CMOS input with 5-V tolerance (VIN 0 to 5.5 V). High-level input voltage VIH = VCC x 0.9 min (1.65-2.3 V range)."
},
{
"number": "2",
"name": "1B",
"type": "input",
"description": "Gate 1, input B. CMOS input with 5-V tolerance. Pairs with 1A into the first NAND gate."
},
{
"number": "3",
"name": "1Y",
"type": "output",
"description": "Gate 1 NAND output. Y = NAND(1A, 1B). Drives |IOH|/IOL = 24 mA min at VCC = 3.0 V."
},
{
"number": "4",
"name": "2A",
"type": "input",
"description": "Gate 2, input A. CMOS input with 5-V tolerance."
},
{
"number": "5",
"name": "2B",
"type": "input",
"description": "Gate 2, input B. CMOS input with 5-V tolerance."
},
{
"number": "6",
"name": "2Y",
"type": "output",
"description": "Gate 2 NAND output. Y = NAND(2A, 2B). Drives 24 mA min at VCC = 3.0 V."
},
{
"number": "7",
"name": "GND",
"type": "power_in",
"description": "Ground reference (0 V) for the device."
},
{
"number": "8",
"name": "3Y",
"type": "output",
"description": "Gate 3 NAND output. Y = NAND(3A, 3B). Drives 24 mA min at VCC = 3.0 V."
},
{
"number": "9",
"name": "3A",
"type": "input",
"description": "Gate 3, input A. CMOS input with 5-V tolerance."
},
{
"number": "10",
"name": "3B",
"type": "input",
"description": "Gate 3, input B. CMOS input with 5-V tolerance."
},
{
"number": "11",
"name": "4Y",
"type": "output",
"description": "Gate 4 NAND output. Y = NAND(4A, 4B). Drives 24 mA min at VCC = 3.0 V."
},
{
"number": "12",
"name": "4A",
"type": "input",
"description": "Gate 4, input A. CMOS input with 5-V tolerance."
},
{
"number": "13",
"name": "4B",
"type": "input",
"description": "Gate 4, input B. CMOS input with 5-V tolerance."
},
{
"number": "14",
"name": "VCC",
"type": "power_in",
"description": "Positive supply voltage. Operating range VCC = 1.65 to 3.6 V (absolute max 6.5 V). Bypass with a 0.1 uF ceramic close to the pin."
}
],
"provenance": {
"extractor": "ds2sf",
"datasheet": {
"url": "https://wmsc.lcsc.com/wmsc/upload/file/pdf/v2/lcsc/2312040144_TOSHIBA-74LCX00FT_C5916104.pdf",
"pages": 8,
"sha256": "0449fc2857d4ecdd",
"source_tier": "lcsc"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 14,
"described": 14,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"logic": {
"family_id": "74LCX00",
"logic_family": "74LCX",
"function_code": "00",
"function_class": "Gate",
"function_name": "Quad 2-Input NAND Gate",
"manufacturer": null,
"is_specialty": false
},
"models_3d": [
{
"file": "74lcx00ft.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.4,
5.0,
1.0
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "3ee5786aae56190997aa793ba3cfc003fd616782770e29719b4562f012982245",
"checked": "2026-10-07",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "74lcx00ft-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.4,
5.0,
1.0
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "ad7c2448ee394e9cc0af42be3ad406358a9deddead93c768936fb904df7c0771",
"checked": "2026-10-19",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
},
"metadata": {
"specs": {
"Manufacturer": "TOSHIBA",
"Package": "TSSOP-14",
"Category": "Logic",
"Pins": "14"
}
},
"variants": [
{
"mpn": "74LCX00FT",
"kind": "packaging"
}
],
"sections": [
"hero",
"viewers",
"readme",
"breadcrumbs",
"info"
],
"discovery_triggers": [
"74lcx00ft"
],
"discovery_pitch": "74LCX00FT (TOSHIBA) component page with datasheet-verified CAD.",
"author": {
"name": "Ray",
"email": "[email protected]"
},
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"74lcx00ft.kicad_sym",
"74lcx00ft.kicad_mod",
"74lcx00ft.glb",
"74lcx00ft.step",
"74lcx00ft.lbr",
"docs/hero.png",
"docs/74lcx00ft-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html"
],
"visibility": {
"public": true
},
"updated_at": "2026-09-24T15:06:43.736Z"
}