component
74HCT244D
Public Made by Adomby adom
Nexperia Buffers, Drivers, Receivers, Transceivers, SOIC-20-300mil. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdown74HCT244D
Nexperia · Buffers, Drivers, Receivers, Transceivers · SOIC-20-300mil
74HCT244D from Nexperia, in a SOIC-20-300mil. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | 1OE | input | Output enable input (active LOW) for first buffer stage (1Y0-1Y3); HIGH forces outputs to high-impedance state. |
| 2 | 1A0 | input | Data input for first buffer stage, bit 0. |
| 3 | 2Y0 | tri_state | 3-state bus output of second buffer stage, bit 0; driven when 2OE is LOW. |
| 4 | 1A1 | input | Data input for first buffer stage, bit 1. |
| 5 | 2Y1 | tri_state | 3-state bus output of second buffer stage, bit 1; driven when 2OE is LOW. |
| 6 | 1A2 | input | Data input for first buffer stage, bit 2. |
| 7 | 2Y2 | tri_state | 3-state bus output of second buffer stage, bit 2; driven when 2OE is LOW. |
| 8 | 1A3 | input | Data input for first buffer stage, bit 3. |
| 9 | 2Y3 | tri_state | 3-state bus output of second buffer stage, bit 3; driven when 2OE is LOW. |
| 10 | GND | power_in | Ground reference (0 V). |
| 11 | 2A3 | input | Data input for second buffer stage, bit 3. |
| 12 | 1Y3 | tri_state | 3-state bus output of first buffer stage, bit 3; driven when 1OE is LOW. |
| 13 | 2A2 | input | Data input for second buffer stage, bit 2. |
| 14 | 1Y2 | tri_state | 3-state bus output of first buffer stage, bit 2; driven when 1OE is LOW. |
| 15 | 2A1 | input | Data input for second buffer stage, bit 1. |
| 16 | 1Y1 | tri_state | 3-state bus output of first buffer stage, bit 1; driven when 1OE is LOW. |
| 17 | 2A0 | input | Data input for second buffer stage, bit 0. |
| 18 | 1Y0 | tri_state | 3-state bus output of first buffer stage, bit 0; driven when 1OE is LOW. |
| 19 | 2OE | input | Output enable input (active LOW) for second buffer stage (2Y0-2Y3); HIGH forces outputs to high-impedance state. |
| 20 | VCC | power_in | Supply voltage; 4.5 V to 5.5 V operating range for 74HCT244. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Nexperia |
| Package | SOIC-20-300mil |
| Category | Logic |
| Pins | 20 |
CAD (KiCad official)
- Symbol:
74HCT244D - Footprint:
Package_SO:SOIC-20W_7.5x12.8mm_P1.27mm - 3D model: SOIC-20-300mil (KiCad packages3D, STEP)
- 3D model files:
74hct244d-etched.step/74hct244d-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);74hct244d.step/74hct244d.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Nexperia datasheet (15 pp, sha256
7d5786046ad334eb, retrieved 2026-09-22, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.2, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-4-6(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).