component

74HC4052PW

Public Made by Adom

by adom

Nexperia Analog Switches, Multiplexers, TSSOP-16. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.

componentinterface74hc4052pw
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs 74hc4052pw: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
viewers 74hc4052pw: viewers · Ray 1mo ago
74hc4052pw-etched.fit.json 74hc4052pw: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
74hc4052pw-etched.glb 74hc4052pw: white body in tscircuit (pre-1.8 etch structure under an assembly instance); Ray 2026-10-19: black IC body… · Ray 15d ago
74hc4052pw-etched.step 74hc4052pw: white body in tscircuit (pre-1.8 etch structure under an assembly instance); Ray 2026-10-19: black IC body… · Ray 15d ago
74hc4052pw.glb Publish 0.1.0 · Ray 1mo ago
74hc4052pw.kicad_mod Publish 0.1.0 · Ray 1mo ago
74hc4052pw.kicad_sym Publish 0.1.0 · Ray 1mo ago
74hc4052pw.lbr Publish 0.1.0 · Ray 1mo ago
74hc4052pw.step Publish 0.1.0 · Ray 1mo ago
package.json Publish 0.1.0 · Ray 1mo ago
page.json 74hc4052pw: white body in tscircuit (pre-1.8 etch structure under an assembly instance); Ray 2026-10-19: black IC body… · Ray 15d ago
README.md 74hc4052pw: laser-etched CAD + chip hero (factory 2.0.0 backfill) · Ray 1mo ago

74HC4052PW

Nexperia · Analog Switches, Multiplexers · TSSOP-16

74HC4052PW from Nexperia, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 2Y0 bidirectional Independent input or output of switch 2, channel 0. Analog signal path selected when E=L, S1=L, S0=L (routes 2Y0 <-> 2Z).
2 2Y2 bidirectional Independent input or output of switch 2, channel 2. Analog signal path selected when E=L, S1=H, S0=L (routes 2Y2 <-> 2Z).
3 2Z bidirectional Common input or output of switch 2 (analog SP4T pole). Routed to one of 2Y0..2Y3 according to S1/S0 when E is LOW.
4 2Y3 bidirectional Independent input or output of switch 2, channel 3. Analog signal path selected when E=L, S1=H, S0=H (routes 2Y3 <-> 2Z).
5 2Y1 bidirectional Independent input or output of switch 2, channel 1. Analog signal path selected when E=L, S1=L, S0=H (routes 2Y1 <-> 2Z).
6 E input Active-LOW enable input. When E is HIGH, all switches are turned off (high impedance on nY and nZ). When E is LOW, S1/S0 select which nYn connects to nZ.
7 VEE power_in Negative analog supply voltage. Sets the lower analog signal rail; VCC-VEE ranges from 2.0 V to 10.0 V. Typically GND for single-supply digital use or -5 V for +/-5 V analog signals.
8 GND power_in Digital ground reference (0 V). Reference for the digital control inputs (E, S0, S1).
9 S1 input Digital channel select input, MSB. Together with S0 selects which of nY0..nY3 is connected to nZ when E is LOW.
10 S0 input Digital channel select input, LSB. Together with S1 selects which of nY0..nY3 is connected to nZ when E is LOW.
11 1Y3 bidirectional Independent input or output of switch 1, channel 3. Analog signal path selected when E=L, S1=H, S0=H (routes 1Y3 <-> 1Z).
12 1Y0 bidirectional Independent input or output of switch 1, channel 0. Analog signal path selected when E=L, S1=L, S0=L (routes 1Y0 <-> 1Z).
13 1Z bidirectional Common input or output of switch 1 (analog SP4T pole). Routed to one of 1Y0..1Y3 according to S1/S0 when E is LOW.
14 1Y1 bidirectional Independent input or output of switch 1, channel 1. Analog signal path selected when E=L, S1=L, S0=H (routes 1Y1 <-> 1Z).
15 1Y2 bidirectional Independent input or output of switch 1, channel 2. Analog signal path selected when E=L, S1=H, S0=L (routes 1Y2 <-> 1Z).
16 VCC power_in Positive supply voltage. Sets the upper analog signal rail and powers digital control logic. VCC-GND: 2.0 V to 10.0 V (74HC4052) or 4.5 V to 5.5 V (74HCT4052).

Key specifications

Parameter Value
Manufacturer Nexperia
Package TSSOP-16
Category Interface
Pins 16

Ordering variants

Same part, different packaging or reel option.

  • 74HC4052PW
  • 74HC4052PWD
  • 74HC4052PWBQ
  • 74HC4052PWBZ

CAD (KiCad official)

  • Symbol: 74HC4052PW
  • Footprint: Package_SO:TSSOP-16_4.4x5mm_P0.65mm
  • 3D model: TSSOP-16 (KiCad packages3D, STEP)
  • 3D model files: 74hc4052pw-etched.step / 74hc4052pw-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 74hc4052pw.step / 74hc4052pw.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Nexperia datasheet (25 pp, sha256 1690fa0bf0610fdc, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF