component

74HC4017D

Public Made by Adom

by adom

Nexperia Counters, Dividers, SOIC-16. Datasheet-verified pinout, KiCad symbol/footprint/3D.

componentlogic74hc4017dfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

Datasheet

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

74HC4017D

Nexperia · Counters, Dividers · SOIC-16

74HC4017D from Nexperia, in a SOIC-16. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 Q5 output Q5 decoded output from the 5-stage Johnson decade counter.
2 Q1 output Q1 decoded output from the 5-stage Johnson decade counter.
3 Q0 output Q0 decoded output from the 5-stage Johnson decade counter.
4 Q2 output Q2 decoded output from the 5-stage Johnson decade counter.
5 Q6 output Q6 decoded output from the 5-stage Johnson decade counter.
6 Q7 output Q7 decoded output from the 5-stage Johnson decade counter.
7 Q3 output Q3 decoded output from the 5-stage Johnson decade counter.
8 GND power_in Ground reference (0 V).
9 Q8 output Q8 decoded output from the 5-stage Johnson decade counter.
10 Q4 output Q4 decoded output from the 5-stage Johnson decade counter.
11 Q9 output Q9 decoded output from the 5-stage Johnson decade counter.
12 Q5-9 output Carry output (active LOW), LOW while counter is in states 5, 6, 7, 8, or 9; used for cascading.
13 CP1 input HIGH-to-LOW edge-triggered clock input that advances counter when CP0 is HIGH.
14 CP0 input LOW-to-HIGH edge-triggered clock input that advances counter when CP1 is LOW.
15 MR input Asynchronous master reset input (active HIGH); resets to Q0 = Q5-9 = HIGH and Q1-Q9 = LOW.
16 VCC power_in Supply voltage; operating range 2.0 V to 6.0 V.

Key specifications

Parameter Value
Manufacturer Nexperia
Package SOIC-16
Category Logic
Pins 16

CAD (KiCad official)

  • Symbol: 74HC4017D
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOIC-16 (KiCad packages3D, STEP)
  • 3D model files: 74hc4017d-etched.step / 74hc4017d-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 74hc4017d.step / 74hc4017d.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Nexperia datasheet (19 pp, sha256 e87046e237160608, retrieved 2026-09-22, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF