component

74HC390PW

Public Made by Adom

by adom

Nexperia Counters, Dividers, TSSOP-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogic74hc390pwfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 5d ago
viewers 74hc390pw: viewers · Ray 5d ago
74hc390pw-etched.glb Publish 0.1.0 · Ray 5d ago
74hc390pw-etched.step 74hc390pw: factory component page (tier=lcsc) · Ray 5d ago
74hc390pw-hero.glb 74hc390pw: hero GLB from the etched model (keeps the MPN mark) · Ray 5d ago
74hc390pw-hero.overlay.json Publish 0.1.0 · Ray 5d ago
74hc390pw.glb Publish 0.1.0 · Ray 5d ago
74hc390pw.kicad_mod Publish 0.1.0 · Ray 5d ago
74hc390pw.kicad_sym Publish 0.1.0 · Ray 5d ago
74hc390pw.lbr Publish 0.1.0 · Ray 5d ago
74hc390pw.step Publish 0.1.0 · Ray 5d ago
package.json Publish 0.1.0 · Ray 5d ago
page.json Set visibility: public · Ray 5d ago
README.md Publish 0.1.0 · Ray 5d ago

74HC390PW

Nexperia · Counters, Dividers · TSSOP-16

74HC390PW from Nexperia, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1CP0 input Clock input of the divide-by-2 section, triggered on the HIGH-to-LOW (edge-triggered) transition.
2 1MR input Asynchronous master reset input, active HIGH; a HIGH overrides the clocks and sets the outputs LOW.
3 1Q0 output Flip-flop output 1Q0 of the first counter (nQ0 bit of the BCD or bi-quinary count sequence).
4 1CP1 input Clock input of the divide-by-5 section, triggered on the HIGH-to-LOW (edge-triggered) transition.
5 1Q1 output Flip-flop output 1Q1 of the first counter (nQ1 bit of the count sequence).
6 1Q2 output Flip-flop output 1Q2 of the first counter (nQ2 bit of the count sequence).
7 1Q3 output Flip-flop output 1Q3 of the first counter (nQ3 bit of the count sequence).
8 GND power_in Ground (0 V) reference for all voltages.
9 2Q3 output Flip-flop output 2Q3 of the second counter (nQ3 bit of the count sequence).
10 2Q2 output Flip-flop output 2Q2 of the second counter (nQ2 bit of the count sequence).
11 2Q1 output Flip-flop output 2Q1 of the second counter (nQ1 bit of the count sequence).
12 2CP1 input Clock input of the second counter's divide-by-5 section, triggered on the HIGH-to-LOW (edge-triggered) transition.
13 2Q0 output Flip-flop output 2Q0 of the second counter (nQ0 bit of the count sequence).
14 2MR input Asynchronous master reset input for the second counter, active HIGH; a HIGH overrides the clocks and sets the outputs LOW.
15 2CP0 input Clock input of the second counter's divide-by-2 section, triggered on the HIGH-to-LOW (edge-triggered) transition.
16 VCC power_in Supply voltage: 2.0 V to 6.0 V for 74HC390 and 4.5 V to 5.5 V for 74HCT390 (recommended); absolute maximum 7 V.

Key specifications

Parameter Value
Manufacturer Nexperia
Package TSSOP-16
Category Logic
Pins 16

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
supply voltage (absolute maximum) VCC -0.5 7 V 4
input clamping current IIK -20 20 mA VI < -0.5 V or VI > VCC + 0.5 V 4
output clamping current IOK -20 20 mA VO < -0.5 V or VO > VCC + 0.5 V 4
output current IO -25 25 mA -0.5 V < VO < VCC + 0.5 V 4
supply current ICC 50 mA 4
ground current IGND -50 mA 4
storage temperature Tstg -65 150 °C 4
total power dissipation Ptot 500 mW For SOT403-1 (TSSOP16) package: derates linearly with 8.5 mW/K above 91 °C 4
supply voltage (recommended operating, 74HC390) VCC 2 5 6 V 74HC390 column 4
input voltage VI 0 V 4
output voltage VO 0 V 4
ambient temperature Tamb -40 25 125 °C 4
input transition rise and fall rate Δt/ΔV 625 ns/V VCC = 2.0 V 4
input transition rise and fall rate Δt/ΔV 1.67 139 ns/V VCC = 4.5 V 4
input transition rise and fall rate Δt/ΔV 83 ns/V VCC = 6.0 V 4
HIGH-level input voltage VIH 1.5 V VCC = 2.0 V; -40 °C to +125 °C 4
HIGH-level input voltage VIH 3.15 V VCC = 4.5 V; -40 °C to +125 °C 4
HIGH-level input voltage VIH 4.2 V VCC = 6.0 V; -40 °C to +125 °C 4
LOW-level input voltage VIL 0.5 V VCC = 2.0 V; -40 °C to +125 °C 4
LOW-level input voltage VIL 1.35 V VCC = 4.5 V; -40 °C to +125 °C 4
LOW-level input voltage VIL 1.8 V VCC = 6.0 V; -40 °C to +125 °C 4
HIGH-level output voltage VOH 1.9 V VI = VIH or VIL; IO = -20 μA; VCC = 2.0 V; -40 °C to +125 °C 5
HIGH-level output voltage VOH 4.4 V VI = VIH or VIL; IO = -20 μA; VCC = 4.5 V; -40 °C to +125 °C 5
HIGH-level output voltage VOH 5.9 V VI = VIH or VIL; IO = -20 μA; VCC = 6.0 V; -40 °C to +125 °C 5
HIGH-level output voltage VOH 3.7 V VI = VIH or VIL; IO = -4.0 mA; VCC = 4.5 V; -40 °C to +125 °C 5
HIGH-level output voltage VOH 5.2 V VI = VIH or VIL; IO = -5.2 mA; VCC = 6.0 V; -40 °C to +125 °C 5
LOW-level output voltage VOL 0.1 V VI = VIH or VIL; IO = 20 μA; VCC = 2.0 V; -40 °C to +125 °C 5
LOW-level output voltage VOL 0.4 V VI = VIH or VIL; IO = 4.0 mA; VCC = 4.5 V; -40 °C to +125 °C 5
input leakage current II -1 1 μA VI = VCC or GND; VCC = 6.0 V; -40 °C to +125 °C 5
supply current ICC 160 μA VI = VCC or GND; IO = 0 A; VCC = 6.0 V; -40 °C to +125 °C 5
propagation delay nCP0 to nQ0 tpd 220 ns VCC = 2.0 V; CL = 50 pF; -40 °C to +125 °C 6
propagation delay nCP0 to nQ0 tpd 44 ns VCC = 4.5 V; CL = 50 pF; -40 °C to +125 °C 6
propagation delay nCP0 to nQ0 tpd 38 ns VCC = 6.0 V; CL = 50 pF; -40 °C to +125 °C 6
propagation delay nCP1 to nQ1 tpd 47 ns VCC = 4.5 V; CL = 50 pF; -40 °C to +125 °C 6
propagation delay nCP1 to nQ1 tpd 40 ns VCC = 6.0 V; CL = 50 pF; -40 °C to +125 °C 6
propagation delay nCP1 to nQ2 tpd 63 ns VCC = 4.5 V; CL = 50 pF; -40 °C to +125 °C 6
propagation delay nCP1 to nQ2 tpd 54 ns VCC = 6.0 V; CL = 50 pF; -40 °C to +125 °C 6
propagation delay nCP1 to nQ3 tpd 47 ns VCC = 4.5 V; CL = 50 pF; -40 °C to +125 °C 6
propagation delay nCP1 to nQ3 tpd 40 ns VCC = 6.0 V; CL = 50 pF; -40 °C to +125 °C 6
propagation delay nMR to nQn tpd 50 ns VCC = 4.5 V; CL = 50 pF; -40 °C to +125 °C 6
propagation delay nMR to nQn tpd 43 ns VCC = 6.0 V; CL = 50 pF; -40 °C to +125 °C 6
transition time nQn tt 110 ns VCC = 2.0 V; CL = 50 pF; -40 °C to +125 °C 6
transition time nQn tt 22 ns VCC = 4.5 V; CL = 50 pF; -40 °C to +125 °C 6
transition time nQn tt 19 ns VCC = 6.0 V; CL = 50 pF; -40 °C to +125 °C 6
pulse width nCPn HIGH or LOW tW 120 ns VCC = 2.0 V; -40 °C to +125 °C 7
pulse width nCPn HIGH or LOW tW 24 ns VCC = 4.5 V; -40 °C to +125 °C 7
pulse width nCPn HIGH or LOW tW 20 ns VCC = 6.0 V; -40 °C to +125 °C 7
pulse width nMR HIGH tW 130 ns VCC = 2.0 V; -40 °C to +125 °C 7
pulse width nMR HIGH tW 26 ns VCC = 4.5 V; -40 °C to +125 °C 7
pulse width nMR HIGH tW 22 ns VCC = 6.0 V; -40 °C to +125 °C 7
recovery time nMR to nCPn trec 110 ns VCC = 2.0 V; -40 °C to +125 °C 7
recovery time nMR to nCPn trec 22 ns VCC = 4.5 V; -40 °C to +125 °C 7
recovery time nMR to nCPn trec 19 ns VCC = 6.0 V; -40 °C to +125 °C 7
maximum frequency nCPn fmax 4 MHz VCC = 2.0 V; -40 °C to +125 °C 7
maximum frequency nCPn fmax 20 MHz VCC = 4.5 V; -40 °C to +125 °C 7
maximum frequency nCPn fmax 24 MHz VCC = 6.0 V; -40 °C to +125 °C 7

CAD (KiCad official)

  • Symbol: 74HC390PW
  • Footprint: Package_SO:TSSOP-16_4.4x5mm_P0.65mm
  • 3D model: TSSOP-16 (KiCad packages3D, STEP)
  • 3D model files: 74hc390pw-etched.step / 74hc390pw-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 74hc390pw.step / 74hc390pw.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Nexperia datasheet (15 pp, sha256 90573abe40d0d6f5, retrieved 2026-10-19, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF