Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

74HC367PW

Nexperia · Buffers, Drivers, Receivers, Transceivers · TSSOP-16

74HC367PW from Nexperia, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1OE input Output enable input, active LOW; a HIGH on this pin forces the associated 3-state outputs to the high-impedance OFF-state.
2 1A input Data input 1A; the input voltage range is 0 V to VCC, and the input clamp diodes allow current-limiting resistors for interfacing to voltages above VCC.
3 1Y tri_state Bus output 1Y, 3-state; it goes to the high-impedance OFF-state when the output enable is HIGH.
4 2A input Data input 2A; the input voltage range is 0 V to VCC, and the input clamp diodes allow current-limiting resistors for interfacing to voltages above VCC.
5 2Y tri_state Bus output 2Y, 3-state; it goes to the high-impedance OFF-state when the output enable is HIGH.
6 3A input Data input 3A; the input voltage range is 0 V to VCC, and the input clamp diodes allow current-limiting resistors for interfacing to voltages above VCC.
7 3Y tri_state Bus output 3Y, 3-state; it goes to the high-impedance OFF-state when the output enable is HIGH.
8 GND power_in Ground (0 V).
9 4Y tri_state Bus output 4Y, 3-state; it goes to the high-impedance OFF-state when the output enable is HIGH.
10 4A input Data input 4A; the input voltage range is 0 V to VCC, and the input clamp diodes allow current-limiting resistors for interfacing to voltages above VCC.
11 5Y tri_state Bus output 5Y, 3-state; it goes to the high-impedance OFF-state when the output enable is HIGH.
12 5A input Data input 5A; the input voltage range is 0 V to VCC, and the input clamp diodes allow current-limiting resistors for interfacing to voltages above VCC.
13 6Y tri_state Bus output 6Y, 3-state; it goes to the high-impedance OFF-state when the output enable is HIGH.
14 6A input Data input 6A; the input voltage range is 0 V to VCC, and the input clamp diodes allow current-limiting resistors for interfacing to voltages above VCC.
15 2OE input Output enable input, active LOW; a HIGH on this pin forces the associated 3-state outputs to the high-impedance OFF-state.
16 VCC power_in Supply voltage; 2.0 V to 6.0 V for 74HC367 and 4.5 V to 5.5 V for 74HCT367, with an absolute maximum of -0.5 V to +7 V.

Key specifications

Parameter Value
Manufacturer Nexperia
Package TSSOP-16
Category Logic
Pins 16

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
supply voltage VCC -0.5 7 V 4
input clamping current IIK -20 20 mA VI < -0.5 V or VI > VCC + 0.5 V 4
output clamping current IOK -20 20 mA VO < -0.5 V or VO > VCC + 0.5 V 4
output current IO -35 35 mA -0.5 V < VO < VCC + 0.5 V 4
supply current ICC 70 mA 4
ground current IGND -70 mA 4
storage temperature Tstg -65 150 °C 4
total power dissipation Ptot 500 mW SOT403-1 (TSSOP16) derates linearly 8.5 mW/K above 91 °C 4
supply voltage VCC 2 5 6 V 74HC367 column 4
input voltage VI 0 V 4
output voltage VO 0 V 4
ambient temperature Tamb -40 25 125 °C 4
input transition rise and fall rate Δt/ΔV 625 ns/V VCC = 2.0 V 4
input transition rise and fall rate Δt/ΔV 1.67 139 ns/V VCC = 4.5 V 4
input transition rise and fall rate Δt/ΔV 83 ns/V VCC = 6.0 V 4
HIGH-level input voltage VIH 1.5 1.2 V VCC = 2.0 V; min/max at -40 °C to +125 °C, typ at 25 °C 5
HIGH-level input voltage VIH 3.15 2.4 V VCC = 4.5 V; min/max at -40 °C to +125 °C, typ at 25 °C 5
HIGH-level input voltage VIH 4.2 3.2 V VCC = 6.0 V; min/max at -40 °C to +125 °C, typ at 25 °C 5
LOW-level input voltage VIL 0.8 0.5 V VCC = 2.0 V; max at -40 °C to +125 °C, typ at 25 °C 5
LOW-level input voltage VIL 2.1 1.35 V VCC = 4.5 V; max at -40 °C to +125 °C, typ at 25 °C 5
LOW-level input voltage VIL 2.8 1.8 V VCC = 6.0 V; max at -40 °C to +125 °C, typ at 25 °C 5
HIGH-level output voltage VOH 1.9 2 V VI = VIH or VIL; IO = -20 μA; VCC = 2.0 V; min at -40 °C to +125 °C, typ at 25 °C 5
HIGH-level output voltage VOH 4.4 4.5 V VI = VIH or VIL; IO = -20 μA; VCC = 4.5 V; min at -40 °C to +125 °C, typ at 25 °C 5
HIGH-level output voltage VOH 5.9 6 V VI = VIH or VIL; IO = -20 μA; VCC = 6.0 V; min at -40 °C to +125 °C, typ at 25 °C 5
HIGH-level output voltage VOH 3.7 4.32 V VI = VIH or VIL; IO = -6.0 mA; VCC = 4.5 V; min at -40 °C to +125 °C, typ at 25 °C 5
HIGH-level output voltage VOH 5.2 5.81 V VI = VIH or VIL; IO = -7.8 mA; VCC = 6.0 V; min at -40 °C to +125 °C, typ at 25 °C 5
LOW-level output voltage VOL 0 0.1 V VI = VIH or VIL; IO = 20 μA; VCC = 2.0 V; max at -40 °C to +125 °C, typ at 25 °C 5
LOW-level output voltage VOL 0.15 0.4 V VI = VIH or VIL; IO = 6.0 mA; VCC = 4.5 V; max at -40 °C to +125 °C, typ at 25 °C 5
LOW-level output voltage VOL 0.16 0.4 V VI = VIH or VIL; IO = 7.8 mA; VCC = 6.0 V; max at -40 °C to +125 °C, typ at 25 °C 5
input leakage current II -1 1 μA VI = VCC or GND; VCC = 6.0 V; at -40 °C to +125 °C 5
OFF-state output current IOZ -10 10 μA VI = VIH or VIL; VCC = 6.0 V; VO = VCC or GND; at -40 °C to +125 °C 5
supply current ICC 160 μA VI = VCC or GND; IO = 0 A; VCC = 6.0 V; at -40 °C to +125 °C 5
propagation delay nA to nY tpd 28 145 ns VCC = 2.0 V; CL = 50 pF; see Fig. 6; max at -40 °C to +125 °C, typ at 25 °C 7
propagation delay nA to nY tpd 10 29 ns VCC = 4.5 V; CL = 50 pF; see Fig. 6; max at -40 °C to +125 °C, typ at 25 °C 7
propagation delay nA to nY tpd 8 25 ns VCC = 6.0 V; CL = 50 pF; see Fig. 6; max at -40 °C to +125 °C, typ at 25 °C 7
enable time nOE to nY ten 44 225 ns VCC = 2.0 V; CL = 50 pF; see Fig. 7; max at -40 °C to +125 °C, typ at 25 °C 7
enable time nOE to nY ten 16 45 ns VCC = 4.5 V; CL = 50 pF; see Fig. 7; max at -40 °C to +125 °C, typ at 25 °C 7
enable time nOE to nY ten 13 38 ns VCC = 6.0 V; CL = 50 pF; see Fig. 7; max at -40 °C to +125 °C, typ at 25 °C 7
disable time nOE to nY tdis 55 225 ns VCC = 2.0 V; CL = 50 pF; see Fig. 7; max at -40 °C to +125 °C, typ at 25 °C 7
disable time nOE to nY tdis 20 45 ns VCC = 4.5 V; CL = 50 pF; see Fig. 7; max at -40 °C to +125 °C, typ at 25 °C 7
disable time nOE to nY tdis 16 38 ns VCC = 6.0 V; CL = 50 pF; see Fig. 7; max at -40 °C to +125 °C, typ at 25 °C 7
transition time tt 14 90 ns VCC = 2.0 V; CL = 50 pF; see Fig. 6; max at -40 °C to +125 °C, typ at 25 °C 7
transition time tt 5 18 ns VCC = 4.5 V; CL = 50 pF; see Fig. 6; max at -40 °C to +125 °C, typ at 25 °C 7
transition time tt 4 15 ns VCC = 6.0 V; CL = 50 pF; see Fig. 6; max at -40 °C to +125 °C, typ at 25 °C 7

CAD (KiCad official)

  • Symbol: 74HC367PW
  • Footprint: Package_SO:TSSOP-16_4.4x5mm_P0.65mm
  • 3D model: TSSOP-16 (KiCad packages3D, STEP)
  • 3D model files: 74hc367pw-etched.step / 74hc367pw-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 74hc367pw.step / 74hc367pw.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Nexperia datasheet (14 pp, sha256 10ef4d7fe093b3f7, retrieved 2026-10-18, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF