Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

74HC367D

Nexperia · Buffers / Drivers · SO-16

74HC367D from Nexperia, in a SO-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1OE input Active-LOW output enable input; a HIGH level puts the affected outputs in the high-impedance OFF-state, and input voltage is 0 V to VCC.
2 1A input Data input 1 with clamp diodes, recommended 0 V to VCC, input clamping current limited to ±20 mA.
3 1Y tri_state 3-state bus output 1 driven from 1A, high-impedance when enabled off, output current limit ±35 mA.
4 2A input Data input 2 with clamp diodes, recommended 0 V to VCC, input clamping current limited to ±20 mA.
5 2Y tri_state 3-state bus output 2 driven from 2A, high-impedance when enabled off, output current limit ±35 mA.
6 3A input Data input 3 with clamp diodes, recommended 0 V to VCC, input clamping current limited to ±20 mA.
7 3Y tri_state 3-state bus output 3 driven from 3A, high-impedance when enabled off, output current limit ±35 mA.
8 GND power_in Ground (0 V) reference; ground current rating is -70 mA.
9 4Y tri_state 3-state bus output 4 driven from 4A, high-impedance when enabled off, output current limit ±35 mA.
10 4A input Data input 4 with clamp diodes, recommended 0 V to VCC, input clamping current limited to ±20 mA.
11 5Y tri_state 3-state bus output 5 driven from 5A, high-impedance when enabled off, output current limit ±35 mA.
12 5A input Data input 5 with clamp diodes, recommended 0 V to VCC, input clamping current limited to ±20 mA.
13 6Y tri_state 3-state bus output 6 driven from 6A, high-impedance when enabled off, output current limit ±35 mA.
14 6A input Data input 6 with clamp diodes, recommended 0 V to VCC, input clamping current limited to ±20 mA.
15 2OE input Active-LOW output enable input; a HIGH level puts the affected outputs in the high-impedance OFF-state, and input voltage is 0 V to VCC.
16 VCC power_in Supply voltage, 2.0 V to 6.0 V recommended for 74HC367 (absolute maximum 7 V), supply current limit 70 mA.

Key specifications

Parameter Value
Manufacturer Nexperia
Package SO-16
Category Logic ICs
Pins 16

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage VCC -0.5 7 V 4
Input clamping current IIK 20 mA VI < -0.5 V or VI > VCC + 0.5 V (±20) 4
Output clamping current IOK 20 mA VO < -0.5 V or VO > VCC + 0.5 V (±20) 4
Output current IO 35 mA -0.5 V < VO < VCC + 0.5 V (±35) 4
Supply current ICC 70 mA 4
Ground current IGND -70 mA 4
Storage temperature Tstg -65 150 °C 4
Total power dissipation Ptot 500 mW SO16 derates 12.4 mW/K above 110 °C 4
Supply voltage VCC 2 5 6 V 74HC367 4
Input voltage VI 0 6 V 0 to VCC 4
Output voltage VO 0 6 V 0 to VCC 4
Ambient temperature Tamb -40 25 125 °C 4
Input transition rise and fall rate Δt/ΔV 625 ns/V VCC = 2.0 V 4
Input transition rise and fall rate Δt/ΔV 1.67 139 ns/V VCC = 4.5 V 4
Input transition rise and fall rate Δt/ΔV 83 ns/V VCC = 6.0 V 4
HIGH-level input voltage VIH 1.5 1.2 V VCC = 2.0 V; 25 °C 5
HIGH-level input voltage VIH 3.15 2.4 V VCC = 4.5 V; 25 °C 5
HIGH-level input voltage VIH 4.2 3.2 V VCC = 6.0 V; 25 °C 5
LOW-level input voltage VIL 0.8 0.5 V VCC = 2.0 V; 25 °C 5
LOW-level input voltage VIL 2.1 1.35 V VCC = 4.5 V; 25 °C 5
LOW-level input voltage VIL 2.8 1.8 V VCC = 6.0 V; 25 °C 5
HIGH-level output voltage VOH 1.9 2 V VI = VIH or VIL; IO = -20 μA; VCC = 2.0 V; 25 °C 5
HIGH-level output voltage VOH 4.4 4.5 V VI = VIH or VIL; IO = -20 μA; VCC = 4.5 V; 25 °C 5
HIGH-level output voltage VOH 5.9 6 V VI = VIH or VIL; IO = -20 μA; VCC = 6.0 V; 25 °C 5
HIGH-level output voltage VOH 3.98 4.32 V VI = VIH or VIL; IO = -6.0 mA; VCC = 4.5 V; 25 °C 5
HIGH-level output voltage VOH 5.48 5.81 V VI = VIH or VIL; IO = -7.8 mA; VCC = 6.0 V; 25 °C 5
LOW-level output voltage VOL 0 0.1 V VI = VIH or VIL; IO = 20 μA; VCC = 2.0 V; 25 °C 5
LOW-level output voltage VOL 0.15 0.26 V VI = VIH or VIL; IO = 6.0 mA; VCC = 4.5 V; 25 °C 5
LOW-level output voltage VOL 0.16 0.26 V VI = VIH or VIL; IO = 7.8 mA; VCC = 6.0 V; 25 °C 5
Input leakage current II -0.1 0.1 μA VI = VCC or GND; VCC = 6.0 V; 25 °C 5
Input leakage current II -1 1 μA VI = VCC or GND; VCC = 6.0 V; -40 °C to +125 °C 5
OFF-state output current IOZ -0.5 0.5 μA VI = VIH or VIL; VCC = 6.0 V; VO = VCC or GND; 25 °C 5
OFF-state output current IOZ -5 5 μA VI = VIH or VIL; VCC = 6.0 V; VO = VCC or GND; -40 °C to +85 °C 5
OFF-state output current IOZ -10 10 μA VI = VIH or VIL; VCC = 6.0 V; VO = VCC or GND; -40 °C to +125 °C 5
Supply current ICC 8 μA VI = VCC or GND; IO = 0 A; VCC = 6.0 V; 25 °C 5
Supply current ICC 80 μA VI = VCC or GND; IO = 0 A; VCC = 6.0 V; -40 °C to +85 °C 5
Supply current ICC 160 μA VI = VCC or GND; IO = 0 A; VCC = 6.0 V; -40 °C to +125 °C 5
Input capacitance CI 3.5 pF 5
Propagation delay nA to nY tpd 28 95 ns VCC = 2.0 V; 25 °C 7
Propagation delay nA to nY tpd 10 19 ns VCC = 4.5 V; 25 °C 7
Propagation delay nA to nY tpd 8 16 ns VCC = 6.0 V; 25 °C 7
Enable time nOE to nY ten 44 150 ns VCC = 2.0 V; 25 °C 7
Enable time nOE to nY ten 16 30 ns VCC = 4.5 V; 25 °C 7
Enable time nOE to nY ten 13 26 ns VCC = 6.0 V; 25 °C 7
Disable time nOE to nY tdis 55 150 ns VCC = 2.0 V; 25 °C 7
Disable time nOE to nY tdis 20 30 ns VCC = 4.5 V; 25 °C 7
Disable time nOE to nY tdis 16 26 ns VCC = 6.0 V; 25 °C 7
Transition time tt 14 60 ns VCC = 2.0 V; 25 °C 7
Transition time tt 5 12 ns VCC = 4.5 V; 25 °C 7
Transition time tt 4 10 ns VCC = 6.0 V; 25 °C 7
Propagation delay nA to nY tpd 29 145 ns VCC = 2.0 V; -40 °C to +125 °C 7
Propagation delay nA to nY tpd 29 ns VCC = 4.5 V; -40 °C to +125 °C 7
Power dissipation capacitance CPD 30 pF per buffer; VI = GND to VCC 7

CAD (KiCad official)

  • Symbol: 74HC367D
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SO-16 (KiCad packages3D, STEP)
  • 3D model files: 74hc367d-etched.step / 74hc367d-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 74hc367d.step / 74hc367d.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Nexperia datasheet (14 pp, sha256 10ef4d7fe093b3f7, retrieved 2026-10-22, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF