main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 6d ago
viewers 74hc32m: viewers · Ray 6d ago
74hc32m-etched.glb Publish 0.1.0 · Ray 6d ago
74hc32m-etched.step 74hc32m: factory component page (tier=lcsc) · Ray 6d ago
74hc32m-hero.glb 74hc32m: hero GLB from the etched model (keeps the MPN mark) · Ray 6d ago
74hc32m-hero.overlay.json Publish 0.1.0 · Ray 6d ago
74hc32m.glb Publish 0.1.0 · Ray 6d ago
74hc32m.kicad_mod Publish 0.1.0 · Ray 6d ago
74hc32m.kicad_sym Publish 0.1.0 · Ray 6d ago
74hc32m.lbr Publish 0.1.0 · Ray 6d ago
74hc32m.step Publish 0.1.0 · Ray 6d ago
package.json Publish 0.1.0 · Ray 6d ago
page.json Set visibility: public · Ray 6d ago
README.md Publish 0.1.0 · Ray 6d ago

74HC32M

HGSEMI · Flip Flops · SOP-14

74HC32M from HGSEMI, in a SOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Data input A of gate 1 (2-input OR gate); input voltage range is 0 V to VCC under recommended conditions.
2 1B input Data input B of gate 1 (2-input OR gate); input voltage range is 0 V to VCC under recommended conditions.
3 1Y output Data output of gate 1 (1Y = 1A OR 1B); output voltage range is 0 V to VCC under recommended conditions.
4 2A input Data input A of gate 2 (2-input OR gate); input voltage range is 0 V to VCC under recommended conditions.
5 2B input Data input B of gate 2 (2-input OR gate); input voltage range is 0 V to VCC under recommended conditions.
6 2Y output Data output of gate 2 (2Y = 2A OR 2B); output voltage range is 0 V to VCC under recommended conditions.
7 GND power_in System ground (0 V reference for all ratings and characteristics).
8 3Y output Data output of gate 3 (3Y = 3A OR 3B); output voltage range is 0 V to VCC under recommended conditions.
9 3A input Data input A of gate 3 (2-input OR gate); input voltage range is 0 V to VCC under recommended conditions.
10 3B input Data input B of gate 3 (2-input OR gate); input voltage range is 0 V to VCC under recommended conditions.
11 4Y output Data output of gate 4 (4Y = 4A OR 4B); output voltage range is 0 V to VCC under recommended conditions.
12 4A input Data input A of gate 4 (2-input OR gate); input voltage range is 0 V to VCC under recommended conditions.
13 4B input Data input B of gate 4 (2-input OR gate); input voltage range is 0 V to VCC under recommended conditions.
14 VCC power_in Power supply; recommended supply range is 2.0 V to 6.0 V (typical 5.0 V), absolute maximum 7 V (-0.5 V to +7 V).

Key specifications

Parameter Value
Manufacturer HGSEMI
Package SOP-14
Category Logic
Pins 14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage VCC 2 5 6 V 3
Input voltage VI 0 V 3
Output voltage VO 0 V 3
Operating ambient temperature Tamb -40 25 85 ℃ 3
Input rise/fall time tr,tf 6 500 ns VCC=4.5V 3
Input rise/fall time tr,tf 400 ns VCC=6.0V 3
High-level input voltage VIH 1.5 1.2 V VCC=2.0V; Tamb=25℃ (recommended conditions) 3
High-level input voltage VIH 3.15 2.4 V VCC=4.5V; Tamb=25℃ (recommended conditions) 3
High-level input voltage VIH 4.2 3.2 V VCC=6.0V; Tamb=25℃ (recommended conditions) 3
Low-level input voltage VIL 0.8 0.5 V VCC=2.0V; Tamb=25℃ (recommended conditions) 3
Low-level input voltage VIL 2.1 1.35 V VCC=4.5V; Tamb=25℃ 4
Low-level input voltage VIL 2.8 1.8 V VCC=6.0V; Tamb=25℃ 4
Supply voltage VCC -0.5 7 V GND=0 3
Diode input current Ilk -20 20 mA VI<-0.5V or VI>Vcc+0.5V 3
Diode output current Iok -20 20 mA Vo<-0.5V or Vo>Vcc+0.5V 3
Output current per pin Io -25 25 mA -0.5V< Vo <Vcc+0.5V 3
Supply / ground current Icc,IGND -50 50 mA 3
Storage temperature Tstg -65 125 ℃ 3
Soldering temperature (SOP) TL 250 ℃ 10 s, SOP package 3
High-level output voltage VOH 1.9 2 V VI=VIH or VIL; VCC=2.0V; IO=-20uA; Tamb=25℃ 4
High-level output voltage VOH 4.4 4.5 V VI=VIH or VIL; VCC=4.5V; IO=-20uA; Tamb=25℃ 4
High-level output voltage VOH 5.9 6 V VI=VIH or VIL; VCC=6.0V; IO=-20uA; Tamb=25℃ 4
High-level output voltage VOH 3.98 4.32 V VI=VIH or VIL; VCC=4.5V; IO=-4.0mA; Tamb=25℃ 4
High-level output voltage VOH 5.48 5.81 V VI=VIH or VIL; VCC=6.0V; IO=-5.2mA; Tamb=25℃ 4
Low-level output voltage VOL 0 0.1 V VI=VIH or VIL; VCC=2.0V; IO=20uA; Tamb=25℃ 4
Low-level output voltage VOL 0.15 0.26 V VI=VIH or VIL; VCC=4.5V; IO=4.0mA; Tamb=25℃ 4
Low-level output voltage VOL 0.16 0.26 V VI=VIH or VIL; VCC=6.0V; IO=5.2mA; Tamb=25℃ 4
Input leakage current ILI -0.1 0.1 uA VCC=6.0V; VI=VCC or GND; Tamb=25℃ 4
Quiescent supply current ICC 2 uA VCC=6.0V; VI=VCC or GND; IO=0; Tamb=25℃ 4
High-level input voltage VIH 1.5 V VCC=2.0V; Tamb=-40~+85℃ 4
High-level input voltage VIH 3.15 V VCC=4.5V; Tamb=-40~+85℃ 4
High-level input voltage VIH 4.2 V VCC=6.0V; Tamb=-40~+85℃ 4
Low-level input voltage VIL 0.5 V VCC=2.0V; Tamb=-40~+85℃ 4
Low-level input voltage VIL 1.35 V VCC=4.5V; Tamb=-40~+85℃ 4
Low-level input voltage VIL 1.8 V VCC=6.0V; Tamb=-40~+85℃ 4
High-level output voltage VOH 1.9 V VI=VIH or VIL; VCC=2.0V; IO=-20uA; Tamb=-40~+85℃ 4
High-level output voltage VOH 4.4 V VI=VIH or VIL; VCC=4.5V; IO=-20uA; Tamb=-40~+85℃ 4
High-level output voltage VOH 5.9 V VI=VIH or VIL; VCC=6.0V; IO=-20uA; Tamb=-40~+85℃ 4
High-level output voltage VOH 3.84 V VI=VIH or VIL; VCC=4.5V; IO=-4.0mA; Tamb=-40~+85℃ 4
High-level output voltage VOH 5.34 V VI=VIH or VIL; VCC=6.0V; IO=-5.2mA; Tamb=-40~+85℃ 4
Low-level output voltage VOL 0.1 V VI=VIH or VIL; VCC=2.0V; IO=20uA; Tamb=-40~+85℃ 4
Low-level output voltage VOL 0.33 V VI=VIH or VIL; VCC=4.5V; IO=4.0mA; Tamb=-40~+85℃ 4
Input leakage current ILI -1 1 uA VCC=6.0V; VI=VCC or GND; Tamb=-40~+85℃ 4
Quiescent supply current ICC 20 uA VCC=6.0V; VI=VCC or GND; IO=0; Tamb=-40~+85℃ 4
Propagation delay nA,nB to nY tPHL/tPLH 22 90 ns VCC=2.0V; Tamb=25℃; tr=tf=6.0ns; CL=50pF 5
Propagation delay nA,nB to nY tPHL/tPLH 8 18 ns VCC=4.5V; Tamb=25℃; tr=tf=6.0ns; CL=50pF 5
Output transition time tTHL/tTLH 19 75 ns VCC=2.0V; Tamb=25℃; tr=tf=6.0ns; CL=50pF 5
Output transition time tTHL/tTLH 7 15 ns VCC=4.5V; Tamb=25℃; tr=tf=6.0ns; CL=50pF 5
Propagation delay nA,nB to nY tPHL/tPLH 115 ns VCC=2.0V; Tamb=-40~+85℃; tr=tf=6.0ns; CL=50pF 5
Propagation delay nA,nB to nY tPHL/tPLH 23 ns VCC=4.5V; Tamb=-40~+85℃; tr=tf=6.0ns; CL=50pF 5
Propagation delay nA,nB to nY tPHL/tPLH 20 ns VCC=6.0V; Tamb=-40~+85℃; tr=tf=6.0ns; CL=50pF 5
Output transition time tTHL/tTLH 95 ns VCC=2.0V; Tamb=-40~+85℃; tr=tf=6.0ns; CL=50pF 5
Output transition time tTHL/tTLH 19 ns VCC=4.5V; Tamb=-40~+85℃; tr=tf=6.0ns; CL=50pF 5
Output transition time tTHL/tTLH 16 ns VCC=6.0V; Tamb=-40~+85℃; tr=tf=6.0ns; CL=50pF 5

CAD (KiCad official)

  • Symbol: 74HC32M
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOP-14 (KiCad packages3D, STEP)
  • 3D model files: 74hc32m-etched.step / 74hc32m-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 74hc32m.step / 74hc32m.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: HGSEMI datasheet (9 pp, sha256 0fbc489601c3cf3c, retrieved 2026-10-18, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF