Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

74HC2G125DP

Nexperia · Buffers, Drivers, Receivers, Transceivers · TSSOP-8

74HC2G125DP from Nexperia, in a TSSOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1OE input Active-LOW output enable input for buffer 1; when HIGH, output 1Y is put into the high-impedance (Z) OFF-state.
2 1A input Data input for buffer 1; inputs include clamp diodes, and the input voltage range is 0 V to VCC.
3 2Y tri_state 3-state data output of buffer 2; it is high-impedance when 2OE is HIGH.
4 GND power_in Ground reference (0 V); all voltages in the datasheet are referenced to GND.
5 2A input Data input for buffer 2; inputs include clamp diodes, and the input voltage range is 0 V to VCC.
6 1Y tri_state 3-state data output of buffer 1; it is high-impedance when 1OE is HIGH.
7 2OE input Active-LOW output enable input for buffer 2; when HIGH, output 2Y is put into the high-impedance (Z) OFF-state.
8 VCC power_in Supply voltage, 2.0 V to 6.0 V for the 74HC2G125 (4.5 V to 5.5 V for the 74HCT2G125 variant).

Key specifications

Parameter Value
Manufacturer Nexperia
Package TSSOP-8
Category Logic
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage VCC 2 5 6 V 74HC2G125 column 3
Input voltage VI 0 V 3
Output voltage VO 0 V 3
Ambient temperature Tamb -40 25 125 °C 74HC2G125 column 3
Input transition rise and fall rate Δt/ΔV 625 ns/V VCC = 2.0 V 3
Input transition rise and fall rate Δt/ΔV 1.67 139 ns/V VCC = 4.5 V 3
Input transition rise and fall rate Δt/ΔV 83 ns/V VCC = 6.0 V 3
Supply voltage VCC -0.5 7 V 3
Input clamping current IIK -20 20 mA VI < -0.5 V or VI > VCC + 0.5 V [1]; printed ±20 mA 3
Output clamping current IOK -20 20 mA VO < -0.5 V or VO > VCC + 0.5 V [1]; printed ±20 mA 3
Output current IO 35 mA VO = -0.5 V to (VCC + 0.5 V) [1] 3
Supply current ICC 70 mA 3
Ground current IGND -70 mA 3
Storage temperature Tstg -65 150 °C 3
Total power dissipation Ptot 250 mW Tamb = -40 °C to +125 °C [2] 3
HIGH-level input voltage VIH 1.5 1.2 V Tamb -40 °C to +125 °C; VCC = 2.0 V 3
HIGH-level input voltage VIH 3.15 2.4 V Tamb -40 °C to +125 °C; VCC = 4.5 V 3
HIGH-level input voltage VIH 4.2 3.2 V Tamb -40 °C to +125 °C; VCC = 6.0 V 3
LOW-level input voltage VIL 0.8 0.5 V Tamb -40 °C to +125 °C; VCC = 2.0 V 3
LOW-level input voltage VIL 2.1 1.35 V Tamb -40 °C to +125 °C; VCC = 4.5 V 3
LOW-level input voltage VIL 2.8 1.8 V Tamb -40 °C to +125 °C; VCC = 6.0 V 3
HIGH-level output voltage VOH 1.9 2 V VI = VIH or VIL; IO = -20 µA; VCC = 2.0 V 4
HIGH-level output voltage VOH 4.4 4.5 V VI = VIH or VIL; IO = -20 µA; VCC = 4.5 V 4
HIGH-level output voltage VOH 5.9 6 V VI = VIH or VIL; IO = -20 µA; VCC = 6.0 V 4
HIGH-level output voltage VOH 3.7 4.32 V VI = VIH or VIL; IO = -6.0 mA; VCC = 4.5 V 4
HIGH-level output voltage VOH 5.2 5.81 V VI = VIH or VIL; IO = -7.8 mA; VCC = 6.0 V 4
LOW-level output voltage VOL 0 0.1 V VI = VIH or VIL; IO = 20 µA; VCC = 2.0 V 4
LOW-level output voltage VOL 0.15 0.4 V VI = VIH or VIL; IO = 6.0 mA; VCC = 4.5 V 4
LOW-level output voltage VOL 0.16 0.4 V VI = VIH or VIL; IO = 7.8 mA; VCC = 6.0 V 4
Input leakage current II -1 1 µA VI = VCC or GND; VCC = 6.0 V; printed ±1.0 µA 4
OFF-state output current IOZ -10 10 µA VI = VIH or VIL; VO = VCC or GND; VCC = 6.0 V; printed ±10 µA 4
Supply current ICC 10 20 µA VI = VCC or GND; IO = 0 A; VCC = 6.0 V 4
Propagation delay tpd 35 135 ns nA to nY; see Fig. 4; VCC = 2.0 V; CL = 50 pF; Tamb -40 °C to +125 °C 5
Propagation delay tpd 11 27 ns nA to nY; see Fig. 4; VCC = 4.5 V; CL = 50 pF; Tamb -40 °C to +125 °C 5
Propagation delay tpd 8 23 ns nA to nY; see Fig. 4; VCC = 6.0 V; CL = 50 pF; Tamb -40 °C to +125 °C 5
Enable time ten 40 135 ns nOE to nY; see Fig. 5; VCC = 2.0 V; CL = 50 pF; Tamb -40 °C to +125 °C 5
Enable time ten 11 27 ns nOE to nY; see Fig. 5; VCC = 4.5 V; CL = 50 pF; Tamb -40 °C to +125 °C 5
Enable time ten 8 23 ns nOE to nY; see Fig. 5; VCC = 6.0 V; CL = 50 pF; Tamb -40 °C to +125 °C 5
Disable time tdis 24 150 ns nOE to nY; see Fig. 5; VCC = 2.0 V; CL = 50 pF; Tamb -40 °C to +125 °C 5
Disable time tdis 12 30 ns nOE to nY; see Fig. 5; VCC = 4.5 V; CL = 50 pF; Tamb -40 °C to +125 °C 5
Disable time tdis 10 26 ns nOE to nY; see Fig. 5; VCC = 6.0 V; CL = 50 pF; Tamb -40 °C to +125 °C 5
Transition time tt 18 90 ns see Fig. 4; VCC = 2.0 V; CL = 50 pF; Tamb -40 °C to +125 °C 5
Transition time tt 6 18 ns see Fig. 4; VCC = 4.5 V; CL = 50 pF; Tamb -40 °C to +125 °C 5
Transition time tt 5 15 ns see Fig. 4; VCC = 6.0 V; CL = 50 pF; Tamb -40 °C to +125 °C 5

CAD (KiCad official)

  • Symbol: 74HC2G125DP
  • Footprint: Package_SO:TSSOP-8_3x3mm_P0.65mm
  • 3D model: TSSOP-8 (KiCad packages3D, STEP)
  • 3D model files: 74hc2g125dp-etched.step / 74hc2g125dp-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 74hc2g125dp.step / 74hc2g125dp.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Nexperia datasheet (12 pp, sha256 28d17725f1387952, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF