component
74HC165D-Q100
Public Made by Adomby adom
Nexperia Shift Registers, SO-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdown74HC165D-Q100
Nexperia · Shift Registers · SO-16
74HC165D-Q100 from Nexperia, in a SO-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | PL | input | Asynchronous parallel load input (active LOW); when LOW, D0 to D7 are loaded into the shift register asynchronously. |
| 2 | CP | input | Clock input, edge-triggered on the LOW-to-HIGH transition; data shifts on this edge when CE is LOW. |
| 3 | D4 | input | Parallel data input D4 (Dn), loaded into the register when PL is LOW. |
| 4 | D5 | input | Parallel data input D5 (Dn), loaded into the register when PL is LOW. |
| 5 | D6 | input | Parallel data input D6 (Dn), loaded into the register when PL is LOW. |
| 6 | D7 | input | Parallel data input D7 (Dn), loaded into the register when PL is LOW. |
| 7 | ~Q7 | output | Complementary output from the last stage of the shift register. |
| 8 | GND | power_in | Ground (0 V) reference for all voltages on the device. |
| 9 | Q7 | output | Serial output from the last stage of the shift register. |
| 10 | DS | input | Serial data input; when PL is HIGH, data enters the register serially at DS on the clock edge. |
| 11 | D0 | input | Parallel data input D0 (Dn), loaded into the register when PL is LOW. |
| 12 | D1 | input | Parallel data input D1 (Dn), loaded into the register when PL is LOW. |
| 13 | D2 | input | Parallel data input D2 (Dn), loaded into the register when PL is LOW. |
| 14 | D3 | input | Parallel data input D3 (Dn), loaded into the register when PL is LOW. |
| 15 | CE | input | Clock enable input (active LOW); when HIGH it disables the CP input so no shifting occurs. |
| 16 | VCC | power_in | Positive supply voltage; recommended 2.0 V to 6.0 V for the 74HC165-Q100 (Table 5). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Nexperia |
| Package | SO-16 |
| Category | Logic |
| Pins | 16 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| supply voltage (absolute maximum) | VCC | -0.5 | 7 | V | 5 | ||
| input clamping current | IIK | -20 | 20 | mA | VI < -0.5 V or VI > VCC + 0.5 V | 5 | |
| output clamping current | IOK | -20 | 20 | mA | VO < -0.5 V or VO > VCC + 0.5 V | 5 | |
| output current | IO | -25 | 25 | mA | -0.5 V < VO < VCC + 0.5 V | 5 | |
| supply current | ICC | 50 | mA | 5 | |||
| ground current | IGND | -50 | mA | 5 | |||
| storage temperature | Tstg | -65 | 150 | °C | 5 | ||
| total power dissipation | Ptot | 500 | mW | Tamb = -40 °C to +125 °C; SO16 derates 12.4 mW/K above 110 °C | 5 | ||
| supply voltage (74HC165-Q100) | VCC | 2 | 5 | 6 | V | 74HC165-Q100 column | 5 |
| ambient temperature | Tamb | -40 | 125 | °C | 5 | ||
| input transition rise and fall rate | Δt/ΔV | 625 | ns/V | VCC = 2.0 V | 5 | ||
| input transition rise and fall rate | Δt/ΔV | 1.67 | 139 | ns/V | VCC = 4.5 V | 5 | |
| input transition rise and fall rate | Δt/ΔV | 83 | ns/V | VCC = 6.0 V | 5 | ||
| HIGH-level input voltage | VIH | 1.5 | 1.2 | V | VCC = 2.0 V | 5 | |
| HIGH-level input voltage | VIH | 3.15 | 2.4 | V | VCC = 4.5 V | 5 | |
| HIGH-level input voltage | VIH | 4.2 | 3.2 | V | VCC = 6.0 V | 5 | |
| LOW-level input voltage | VIL | 0.8 | 0.5 | V | VCC = 2.0 V | 5 | |
| LOW-level input voltage | VIL | 2.1 | 1.35 | V | VCC = 4.5 V | 5 | |
| LOW-level input voltage | VIL | 2.8 | 1.8 | V | VCC = 6.0 V | 5 | |
| HIGH-level output voltage | VOH | 1.9 | 2 | V | VI = VIH or VIL; IO = -20 μA; VCC = 2.0 V | 6 | |
| HIGH-level output voltage | VOH | 4.4 | 4.5 | V | VI = VIH or VIL; IO = -20 μA; VCC = 4.5 V | 6 | |
| HIGH-level output voltage | VOH | 5.9 | 6 | V | VI = VIH or VIL; IO = -20 μA; VCC = 6.0 V | 6 | |
| HIGH-level output voltage | VOH | 3.7 | 4.32 | V | VI = VIH or VIL; IO = -4.0 mA; VCC = 4.5 V | 6 | |
| HIGH-level output voltage | VOH | 5.2 | 5.81 | V | VI = VIH or VIL; IO = -5.2 mA; VCC = 6.0 V | 6 | |
| LOW-level output voltage | VOL | 0 | 0.1 | V | VI = VIH or VIL; IO = 20 μA; VCC = 2.0 V | 6 | |
| LOW-level output voltage | VOL | 0.15 | 0.4 | V | VI = VIH or VIL; IO = 4.0 mA; VCC = 4.5 V | 6 | |
| LOW-level output voltage | VOL | 0.16 | 0.4 | V | VI = VIH or VIL; IO = 5.2 mA; VCC = 6.0 V | 6 | |
| input leakage current | II | -1 | 1 | μA | VI = VCC or GND; VCC = 6.0 V | 6 | |
| supply current | ICC | 160 | μA | VI = VCC or GND; IO = 0 A; VCC = 6.0 V | 6 | ||
| CP or CE to Q7, Q7 propagation delay | tpd | 52 | 250 | ns | CP or CE to Q7, Q7; see Fig. 5; VCC = 2.0 V; CL = 50 pF | 7 | |
| CP or CE to Q7, Q7 propagation delay | tpd | 19 | 50 | ns | CP or CE to Q7, Q7; see Fig. 5; VCC = 4.5 V; CL = 50 pF | 7 | |
| CP or CE to Q7, Q7 propagation delay | tpd | 15 | 43 | ns | CP or CE to Q7, Q7; see Fig. 5; VCC = 6.0 V; CL = 50 pF | 7 | |
| Q7, Q7 output transition time | tt | 19 | 110 | ns | Q7, Q7 output; see Fig. 5; VCC = 2.0 V; CL = 50 pF | 7 | |
| Q7, Q7 output transition time | tt | 7 | 22 | ns | Q7, Q7 output; see Fig. 5; VCC = 4.5 V; CL = 50 pF | 7 | |
| Q7, Q7 output transition time | tt | 6 | 19 | ns | Q7, Q7 output; see Fig. 5; VCC = 6.0 V; CL = 50 pF | 7 | |
| CP input pulse width HIGH or LOW | tW | 120 | 17 | ns | CP input HIGH or LOW; see Fig. 5; VCC = 2.0 V; CL = 50 pF | 7 | |
| CP input pulse width HIGH or LOW | tW | 24 | 6 | ns | CP input HIGH or LOW; see Fig. 5; VCC = 4.5 V; CL = 50 pF | 7 | |
| CP input pulse width HIGH or LOW | tW | 20 | 5 | ns | CP input HIGH or LOW; see Fig. 5; VCC = 6.0 V; CL = 50 pF | 7 | |
| PL to CP, CE recovery time | trec | 150 | 22 | ns | PL to CP, CE; see Fig. 6; VCC = 2.0 V; CL = 50 pF | 7 | |
| PL to CP, CE recovery time | trec | 30 | 8 | ns | PL to CP, CE; see Fig. 6; VCC = 4.5 V; CL = 50 pF | 7 | |
| PL to CP, CE recovery time | trec | 26 | 6 | ns | PL to CP, CE; see Fig. 6; VCC = 6.0 V; CL = 50 pF | 7 | |
| DS to CP, CE set-up time | tsu | 120 | 11 | ns | DS to CP, CE; see Fig. 8; VCC = 2.0 V; CL = 50 pF | 8 | |
| DS to CP, CE set-up time | tsu | 24 | 4 | ns | DS to CP, CE; see Fig. 8; VCC = 4.5 V; CL = 50 pF | 8 | |
| DS to CP, CE set-up time | tsu | 20 | 3 | ns | DS to CP, CE; see Fig. 8; VCC = 6.0 V; CL = 50 pF | 8 | |
| CE to CP and CP to CE set-up time | tsu | 120 | 17 | ns | CE to CP and CP to CE; see Fig. 8; VCC = 2.0 V; CL = 50 pF | 8 | |
| CE to CP and CP to CE set-up time | tsu | 24 | 6 | ns | CE to CP and CP to CE; see Fig. 8; VCC = 4.5 V; CL = 50 pF | 8 | |
| CE to CP and CP to CE set-up time | tsu | 20 | 5 | ns | CE to CP and CP to CE; see Fig. 8; VCC = 6.0 V; CL = 50 pF | 8 | |
| Dn to PL set-up time | tsu | 120 | 22 | ns | Dn to PL; see Fig. 9; VCC = 2.0 V; CL = 50 pF | 8 | |
| Dn to PL set-up time | tsu | 24 | 8 | ns | Dn to PL; see Fig. 9; VCC = 4.5 V; CL = 50 pF | 8 | |
| Dn to PL set-up time | tsu | 20 | 6 | ns | Dn to PL; see Fig. 9; VCC = 6.0 V; CL = 50 pF | 8 | |
| DS and Dn hold time | th | 5 | 2 | ns | DS to CP, CE and Dn to PL; see Fig. 8; VCC = 2.0 V; CL = 50 pF | 8 | |
| CE hold time | th | 5 | -6 | ns | CE to CP and CP to CE; see Fig. 8; VCC = 4.5 V; CL = 50 pF | 8 | |
| CE hold time | th | 5 | -5 | ns | CE to CP and CP to CE; see Fig. 8; VCC = 6.0 V; CL = 50 pF | 8 | |
| maximum clock frequency | fmax | 4 | 17 | MHz | CP input; see Fig. 5; VCC = 2.0 V; CL = 50 pF | 8 | |
| maximum clock frequency | fmax | 20 | 51 | MHz | CP input; see Fig. 5; VCC = 4.5 V; CL = 50 pF | 8 | |
| maximum clock frequency | fmax | 24 | 61 | MHz | CP input; see Fig. 5; VCC = 6.0 V; CL = 50 pF | 8 |
CAD (KiCad official)
- Symbol:
74HC165D-Q100 - Footprint:
Package_SO:SOIC-16_3.9x9.9mm_P1.27mm - 3D model: SO-16 (KiCad packages3D, STEP)
- 3D model files:
74hc165d-q100-etched.step/74hc165d-q100-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);74hc165d-q100.step/74hc165d-q100.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Nexperia datasheet (18 pp, sha256
c4c1695e74b42cf7, retrieved 2026-10-18, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).