Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

74HC138T

Shenzhen Fuman · Signal Switches / Encoders & Decoders / Multiplexers · TSSOP-16

74HC138T from Shenzhen Fuman, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 A0 input Address input bit 0 (LSB). Binary-weighted address input, together with A1/A2 selects one of eight outputs when the chip is enabled.
2 A1 input Address input bit 1. Binary-weighted address input used to select one of eight outputs.
3 A2 input Address input bit 2 (MSB). Binary-weighted address input used to select one of eight outputs.
4 E1 input Enable input, active-low. All Y outputs are forced HIGH (deasserted) when E1 = H. Must be LOW (together with E2 = L and E3 = H) to enable decoding.
5 E2 input Enable input, active-low. All Y outputs are forced HIGH when E2 = H. Must be LOW to enable decoding.
6 E3 input Enable input, active-high. All Y outputs are forced HIGH when E3 = L. Must be HIGH to enable decoding.
7 Y7 output Decoder output 7, active-low. Driven LOW when enabled and address A2:A0 = 111; otherwise HIGH.
8 GND power_in Ground reference (0 V).
9 Y6 output Decoder output 6, active-low. Driven LOW when enabled and address A2:A0 = 110; otherwise HIGH.
10 Y5 output Decoder output 5, active-low. Driven LOW when enabled and address A2:A0 = 101; otherwise HIGH.
11 Y4 output Decoder output 4, active-low. Driven LOW when enabled and address A2:A0 = 100; otherwise HIGH.
12 Y3 output Decoder output 3, active-low. Driven LOW when enabled and address A2:A0 = 011; otherwise HIGH.
13 Y2 output Decoder output 2, active-low. Driven LOW when enabled and address A2:A0 = 010; otherwise HIGH.
14 Y1 output Decoder output 1, active-low. Driven LOW when enabled and address A2:A0 = 001; otherwise HIGH.
15 Y0 output Decoder output 0, active-low. Driven LOW when enabled and address A2:A0 = 000; otherwise HIGH.
16 VCC power_in Positive supply, 3 V to 5 V (typical CMOS operating range for 74HC family).

Key specifications

Parameter Value
Manufacturer Shenzhen Fuman
Package TSSOP-16
Category Logic
Pins 16

CAD (KiCad official)

  • Symbol: 74HC138T
  • Footprint: Package_SO:TSSOP-16_4.4x5mm_P0.65mm
  • 3D model: TSSOP-16 (KiCad packages3D, STEP)
  • 3D model files: 74hc138t-etched.step / 74hc138t-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 74hc138t.step / 74hc138t.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Shenzhen Fuman datasheet (7 pp, sha256 82e487e2e1561e42, retrieved 2026-08-17, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF