component
74HC137D
Public Made by Adomby adom
Nexperia Logic ICs, SOIC-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdown74HC137D
Nexperia · Logic ICs · SOIC-16
74HC137D from Nexperia, in a SOIC-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | A0 | input | Data input 0, the least significant of the three binary-weighted address inputs that the device decodes to the eight mutually exclusive outputs Y0 to Y7. |
| 2 | A1 | input | Data input 1, one of the three binary-weighted address inputs that the device decodes to the eight mutually exclusive outputs Y0 to Y7. |
| 3 | A2 | input | Data input 2, the most significant of the three binary-weighted address inputs that the device decodes to the eight mutually exclusive outputs Y0 to Y7. |
| 4 | LE | input | Latch enable input (active LOW); a LOW-to-HIGH transition stores the address present before the transition in the latches, and further address changes are ignored while LE remains HIGH. |
| 5 | E1 | input | Data enable input 1 (active LOW); all outputs are HIGH unless E1 is LOW and E2 is HIGH, independent of the address inputs and latch. |
| 6 | E2 | input | Data enable input 2 (active HIGH); all outputs are HIGH unless E1 is LOW and E2 is HIGH, independent of the address inputs and latch. |
| 7 | Y7 | output | Multiplexer output 7; active LOW decoder output that is mutually exclusive with the other outputs. |
| 8 | GND | power_in | Ground (0 V) reference for all voltages on the device. |
| 9 | Y6 | output | Multiplexer output 6; active LOW decoder output that is mutually exclusive with the other outputs. |
| 10 | Y5 | output | Multiplexer output 5; active LOW decoder output that is mutually exclusive with the other outputs. |
| 11 | Y4 | output | Multiplexer output 4; active LOW decoder output that is mutually exclusive with the other outputs. |
| 12 | Y3 | output | Multiplexer output 3; active LOW decoder output that is mutually exclusive with the other outputs. |
| 13 | Y2 | output | Multiplexer output 2; active LOW decoder output that is mutually exclusive with the other outputs. |
| 14 | Y1 | output | Multiplexer output 1; active LOW decoder output that is mutually exclusive with the other outputs. |
| 15 | Y0 | output | Multiplexer output 0; active LOW decoder output that is mutually exclusive with the other outputs. |
| 16 | VCC | power_in | Positive supply voltage; the recommended operating range is 2.0 V to 6.0 V (5.0 V typical), referenced to GND. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Nexperia |
| Package | SOIC-16 |
| Category | Logic ICs |
| Pins | 16 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply voltage | VCC | -0.5 | 7 | V | 5 | ||
| Input diode current | IIK | -20 | 20 | mA | VI < -0.5 V or VI > VCC + 0.5 V | 5 | |
| Output diode current | IOK | -20 | 20 | mA | VO < -0.5 V or VO > VCC + 0.5 V | 5 | |
| Output source or sink current | IO | -25 | 25 | mA | VO = -0.5 V to VCC + 0.5 V | 5 | |
| Supply current | ICC | 50 | mA | 5 | |||
| Ground current | IGND | -50 | mA | 5 | |||
| Storage temperature | Tstg | -65 | 150 | °C | 5 | ||
| Power dissipation | Ptot | 500 | mW | SOT109-1 (SO16); derates linearly with 12.4 mW/K above 110 °C | 5 | ||
| Supply voltage | VCC | 2 | 5 | 6 | V | 5 | |
| Input voltage | VI | 0 | V | 5 | |||
| Output voltage | VO | 0 | V | 5 | |||
| Input transition rise and fall rate | Δt/ΔV | 625 | ns/V | VCC = 2.0 V | 5 | ||
| Input transition rise and fall rate | Δt/ΔV | 1.67 | 139 | ns/V | VCC = 4.5 V | 5 | |
| Input transition rise and fall rate | Δt/ΔV | 83 | ns/V | VCC = 6.0 V | 5 | ||
| Ambient temperature | Tamb | -40 | 125 | °C | 5 | ||
| HIGH-level input voltage | VIH | 1.5 | 1.2 | V | VCC = 2.0 V; min at Tamb -40 °C to +125 °C | 6 | |
| HIGH-level input voltage | VIH | 3.15 | 2.4 | V | VCC = 4.5 V; min at Tamb -40 °C to +125 °C | 6 | |
| HIGH-level input voltage | VIH | 4.2 | 3.2 | V | VCC = 6.0 V; min at Tamb -40 °C to +125 °C | 6 | |
| LOW-level input voltage | VIL | 0.8 | 0.5 | V | VCC = 2.0 V; max at Tamb -40 °C to +125 °C | 6 | |
| LOW-level input voltage | VIL | 2.1 | 1.35 | V | VCC = 4.5 V; max at Tamb -40 °C to +125 °C | 6 | |
| LOW-level input voltage | VIL | 2.8 | 1.8 | V | VCC = 6.0 V; max at Tamb -40 °C to +125 °C | 6 | |
| HIGH-level output voltage | VOH | 1.9 | 2 | V | VI = VIH or VIL; IO = -20 µA; VCC = 2.0 V; min at Tamb -40 °C to +125 °C | 6 | |
| HIGH-level output voltage | VOH | 4.4 | 4.5 | V | VI = VIH or VIL; IO = -20 µA; VCC = 4.5 V; min at Tamb -40 °C to +125 °C | 6 | |
| HIGH-level output voltage | VOH | 5.9 | 6 | V | VI = VIH or VIL; IO = -20 µA; VCC = 6.0 V; min at Tamb -40 °C to +125 °C | 6 | |
| HIGH-level output voltage | VOH | 3.7 | 4.32 | V | VI = VIH or VIL; IO = -4 mA; VCC = 4.5 V; min at Tamb -40 °C to +125 °C | 6 | |
| HIGH-level output voltage | VOH | 5.2 | 5.81 | V | VI = VIH or VIL; IO = -5.2 mA; VCC = 6.0 V; min at Tamb -40 °C to +125 °C | 6 | |
| LOW-level output voltage | VOL | 0 | 0.1 | V | VI = VIH or VIL; IO = 20 µA; VCC = 2.0 V; max at Tamb -40 °C to +125 °C | 6 | |
| LOW-level output voltage | VOL | 0.15 | 0.4 | V | VI = VIH or VIL; IO = 4 mA; VCC = 4.5 V; max at Tamb -40 °C to +125 °C | 6 | |
| LOW-level output voltage | VOL | 0.16 | 0.4 | V | VI = VIH or VIL; IO = 5.2 mA; VCC = 6.0 V; max at Tamb -40 °C to +125 °C | 6 | |
| Input leakage current | II | -1 | 1 | µA | VI = VCC or GND; VCC = 6.0 V; at Tamb -40 °C to +125 °C | 6 | |
| Supply current | ICC | 160 | µA | VI = VCC or GND; IO = 0 A; VCC = 6.0 V; max at Tamb -40 °C to +125 °C | 6 | ||
| Propagation delay An to Yn | tpd | 58 | 270 | ns | An to Yn; see Fig. 5; VCC = 2.0 V; CL = 50 pF; tr = tf = 6 ns; max at Tamb -40 °C to +125 °C | 7 | |
| Propagation delay An to Yn | tpd | 21 | 54 | ns | An to Yn; see Fig. 5; VCC = 4.5 V; CL = 50 pF; tr = tf = 6 ns; max at Tamb -40 °C to +125 °C | 7 | |
| Propagation delay An to Yn | tpd | 17 | 46 | ns | An to Yn; see Fig. 5; VCC = 6.0 V; CL = 50 pF; tr = tf = 6 ns; max at Tamb -40 °C to +125 °C | 7 | |
| Propagation delay LE to Yn | tpd | 55 | 285 | ns | LE to Yn; see Fig. 6; VCC = 2.0 V; CL = 50 pF; tr = tf = 6 ns; max at Tamb -40 °C to +125 °C | 7 | |
| Propagation delay LE to Yn | tpd | 20 | 57 | ns | LE to Yn; see Fig. 6; VCC = 4.5 V; CL = 50 pF; tr = tf = 6 ns; max at Tamb -40 °C to +125 °C | 7 | |
| Propagation delay LE to Yn | tpd | 16 | 48 | ns | LE to Yn; see Fig. 6; VCC = 6.0 V; CL = 50 pF; tr = tf = 6 ns; max at Tamb -40 °C to +125 °C | 7 | |
| Propagation delay E1 to Yn | tpd | 50 | 220 | ns | E1 to Yn; see Fig. 6; VCC = 2.0 V; CL = 50 pF; tr = tf = 6 ns; max at Tamb -40 °C to +125 °C | 7 | |
| Propagation delay E1 to Yn | tpd | 18 | 44 | ns | E1 to Yn; see Fig. 6; VCC = 4.5 V; CL = 50 pF; tr = tf = 6 ns; max at Tamb -40 °C to +125 °C | 7 | |
| Propagation delay E1 to Yn | tpd | 14 | 38 | ns | E1 to Yn; see Fig. 6; VCC = 6.0 V; CL = 50 pF; tr = tf = 6 ns; max at Tamb -40 °C to +125 °C | 7 | |
| Propagation delay E2 to Yn | tpd | 50 | 220 | ns | E2 to Yn; see Fig. 5; VCC = 2.0 V; CL = 50 pF; tr = tf = 6 ns; max at Tamb -40 °C to +125 °C | 7 | |
| Propagation delay E2 to Yn | tpd | 18 | 44 | ns | E2 to Yn; see Fig. 5; VCC = 4.5 V; CL = 50 pF; tr = tf = 6 ns; max at Tamb -40 °C to +125 °C | 7 | |
| Propagation delay E2 to Yn | tpd | 14 | 38 | ns | E2 to Yn; see Fig. 5; VCC = 6.0 V; CL = 50 pF; tr = tf = 6 ns; max at Tamb -40 °C to +125 °C | 7 | |
| Transition time | tt | 19 | 110 | ns | see Fig. 5; VCC = 2.0 V; CL = 50 pF; tr = tf = 6 ns; max at Tamb -40 °C to +125 °C | 7 | |
| Transition time | tt | 7 | 22 | ns | see Fig. 5; VCC = 4.5 V; CL = 50 pF; tr = tf = 6 ns; max at Tamb -40 °C to +125 °C | 7 | |
| Transition time | tt | 6 | 19 | ns | see Fig. 5; VCC = 6.0 V; CL = 50 pF; tr = tf = 6 ns; max at Tamb -40 °C to +125 °C | 7 | |
| LE HIGH pulse width | tW | 75 | 11 | ns | LE HIGH; see Fig. 7; VCC = 2.0 V; min at Tamb -40 °C to +125 °C | 7 | |
| LE HIGH pulse width | tW | 15 | 4 | ns | LE HIGH; see Fig. 7; VCC = 4.5 V; min at Tamb -40 °C to +125 °C | 7 | |
| LE HIGH pulse width | tW | 13 | 3 | ns | LE HIGH; see Fig. 7; VCC = 6.0 V; min at Tamb -40 °C to +125 °C | 7 | |
| Set-up time An to LE | tsu | 75 | 3 | ns | An to LE; see Fig. 7; VCC = 2.0 V; min at Tamb -40 °C to +125 °C | 7 | |
| Set-up time An to LE | tsu | 15 | 1 | ns | An to LE; see Fig. 7; VCC = 4.5 V; min at Tamb -40 °C to +125 °C | 7 | |
| Set-up time An to LE | tsu | 13 | 1 | ns | An to LE; see Fig. 7; VCC = 6.0 V; min at Tamb -40 °C to +125 °C | 7 | |
| Hold time An to LE | th | 45 | 3 | ns | An to LE; see Fig. 7; VCC = 2.0 V; min at Tamb -40 °C to +125 °C | 7 | |
| Hold time An to LE | th | 9 | 1 | ns | An to LE; see Fig. 7; VCC = 4.5 V; min at Tamb -40 °C to +125 °C | 7 | |
| Hold time An to LE | th | 8 | 1 | ns | An to LE; see Fig. 7; VCC = 6.0 V; min at Tamb -40 °C to +125 °C | 7 |
CAD (KiCad official)
- Symbol:
74HC137D - Footprint:
Package_SO:SOIC-16_3.9x9.9mm_P1.27mm - 3D model: SOIC-16 (KiCad packages3D, STEP)
- 3D model files:
74hc137d-etched.step/74hc137d-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);74hc137d.step/74hc137d.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Nexperia datasheet (15 pp, sha256
fd1aa3d31b5dd44f, retrieved 2026-10-21, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).