component

74HC132PW

Public Made by Adom

by adom

Nexperia Logic Gates, TSSOP-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogic74hc132pwfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 5d ago
viewers 74hc132pw: viewers · Ray 5d ago
74hc132pw-etched.glb Publish 0.1.0 · Ray 5d ago
74hc132pw-etched.step 74hc132pw: factory component page (tier=lcsc) · Ray 5d ago
74hc132pw-hero.glb 74hc132pw: hero GLB from the etched model (keeps the MPN mark) · Ray 5d ago
74hc132pw-hero.overlay.json Publish 0.1.0 · Ray 5d ago
74hc132pw.glb Publish 0.1.0 · Ray 5d ago
74hc132pw.kicad_mod Publish 0.1.0 · Ray 5d ago
74hc132pw.kicad_sym Publish 0.1.0 · Ray 5d ago
74hc132pw.lbr Publish 0.1.0 · Ray 5d ago
74hc132pw.step Publish 0.1.0 · Ray 5d ago
package.json Publish 0.1.0 · Ray 5d ago
page.json Set visibility: public · Ray 5d ago
README.md Publish 0.1.0 · Ray 5d ago

74HC132PW

Nexperia · Logic Gates · TSSOP-14

74HC132PW from Nexperia, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Data input for gate 1 (Schmitt-trigger input with clamp diodes; input clamp current limited to ±20 mA when VI < −0.5 V or VI > VCC + 0.5 V).
2 1B input Data input for gate 1 (Schmitt-trigger input with clamp diodes; input clamp current limited to ±20 mA when VI < −0.5 V or VI > VCC + 0.5 V).
3 1Y output NAND output of gate 1; output current limited to ±25 mA.
4 2A input Data input for gate 2 (Schmitt-trigger input with clamp diodes; input clamp current limited to ±20 mA when VI < −0.5 V or VI > VCC + 0.5 V).
5 2B input Data input for gate 2 (Schmitt-trigger input with clamp diodes; input clamp current limited to ±20 mA when VI < −0.5 V or VI > VCC + 0.5 V).
6 2Y output NAND output of gate 2; output current limited to ±25 mA.
7 GND power_in Ground (0 V) reference for all voltages; ground current rating is −50 mA.
8 3Y output NAND output of gate 3; output current limited to ±25 mA.
9 3A input Data input for gate 3 (Schmitt-trigger input with clamp diodes; input clamp current limited to ±20 mA when VI < −0.5 V or VI > VCC + 0.5 V).
10 3B input Data input for gate 3 (Schmitt-trigger input with clamp diodes; input clamp current limited to ±20 mA when VI < −0.5 V or VI > VCC + 0.5 V).
11 4Y output NAND output of gate 4; output current limited to ±25 mA.
12 4A input Data input for gate 4 (Schmitt-trigger input with clamp diodes; input clamp current limited to ±20 mA when VI < −0.5 V or VI > VCC + 0.5 V).
13 4B input Data input for gate 4 (Schmitt-trigger input with clamp diodes; input clamp current limited to ±20 mA when VI < −0.5 V or VI > VCC + 0.5 V).
14 VCC power_in Supply voltage: 2.0 V to 6.0 V recommended for 74HC132 (absolute maximum −0.5 V to +7 V).

Key specifications

Parameter Value
Manufacturer Nexperia
Package TSSOP-14
Category Logic
Pins 14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage VCC -0.5 7 V 3
Input clamping current IIK -20 20 mA VI < -0.5 V or VI > VCC + 0.5 V 3
Output clamping current IOK -20 20 mA VO < -0.5 V or VO > VCC + 0.5 V 3
Output current IO -25 25 mA -0.5 V < VO < VCC + 0.5 V 3
Supply current ICC 50 mA 3
Ground current IGND -50 mA 3
Storage temperature Tstg -65 150 °C 3
Total power dissipation Ptot 500 mW [2] TSSOP14 (SOT402-1): derates linearly 7.3 mW/K above 81 °C 3
Supply voltage VCC 2 5 6 V 4
Input voltage VI 0 V 4
Output voltage VO 0 V 4
Ambient temperature Tamb -40 25 125 °C 4
HIGH-level output voltage VOH 1.9 2 V VI = VT+ or VT-; IO = -20 μA; VCC = 2.0 V; 25 °C 4
HIGH-level output voltage VOH 4.4 4.5 V VI = VT+ or VT-; IO = -20 μA; VCC = 4.5 V; 25 °C 4
HIGH-level output voltage VOH 5.9 6 V VI = VT+ or VT-; IO = -20 μA; VCC = 6.0 V; 25 °C 4
HIGH-level output voltage VOH 3.98 4.32 V VI = VT+ or VT-; IO = -4.0 mA; VCC = 4.5 V; 25 °C 4
HIGH-level output voltage VOH 5.48 5.81 V VI = VT+ or VT-; IO = -5.2 mA; VCC = 6.0 V; 25 °C 4
LOW-level output voltage VOL 0 0.1 V VI = VT+ or VT-; IO = 20 μA; VCC = 2.0 V; 25 °C 4
LOW-level output voltage VOL 0.15 0.26 V VI = VT+ or VT-; IO = 4.0 mA; VCC = 4.5 V; 25 °C 4
LOW-level output voltage VOL 0.16 0.26 V VI = VT+ or VT-; IO = 5.2 mA; VCC = 6.0 V; 25 °C 4
Input leakage current II -0.1 0.1 μA VI = VCC or GND; VCC = 6.0 V; 25 °C 4
Supply current ICC 2 μA VI = VCC or GND; IO = 0 A; VCC = 6.0 V; 25 °C 4
HIGH-level output voltage VOH 1.9 V VI = VT+ or VT-; IO = -20 μA; VCC = 2.0 V; -40 °C to +125 °C 4
HIGH-level output voltage VOH 4.4 V VI = VT+ or VT-; IO = -20 μA; VCC = 4.5 V; -40 °C to +125 °C 4
HIGH-level output voltage VOH 5.9 V VI = VT+ or VT-; IO = -20 μA; VCC = 6.0 V; -40 °C to +125 °C 4
HIGH-level output voltage VOH 3.7 V VI = VT+ or VT-; IO = -4.0 mA; VCC = 4.5 V; -40 °C to +125 °C 4
HIGH-level output voltage VOH 5.2 V VI = VT+ or VT-; IO = -5.2 mA; VCC = 6.0 V; -40 °C to +125 °C 4
LOW-level output voltage VOL 0.1 V VI = VT+ or VT-; IO = 20 μA; VCC = 2.0 V; -40 °C to +125 °C 4
LOW-level output voltage VOL 0.4 V VI = VT+ or VT-; IO = 4.0 mA; VCC = 4.5 V; -40 °C to +125 °C 4
Input leakage current II -1 1 μA VI = VCC or GND; VCC = 6.0 V; -40 °C to +125 °C 4
Supply current ICC 40 μA VI = VCC or GND; IO = 0 A; VCC = 6.0 V; -40 °C to +125 °C 4
Propagation delay tpd 36 125 ns nA, nB to nY; see Fig. 4; VCC = 2.0 V; CL = 50 pF; 25 °C 5
Propagation delay tpd 13 25 ns nA, nB to nY; see Fig. 4; VCC = 4.5 V; CL = 50 pF; 25 °C 5
Propagation delay tpd 10 21 ns nA, nB to nY; see Fig. 4; VCC = 6.0 V; CL = 50 pF; 25 °C 5
Transition time tt 19 75 ns see Fig. 4; VCC = 2.0 V; CL = 50 pF; 25 °C 5
Transition time tt 7 15 ns see Fig. 4; VCC = 4.5 V; CL = 50 pF; 25 °C 5
Transition time tt 6 13 ns see Fig. 4; VCC = 6.0 V; CL = 50 pF; 25 °C 5
Propagation delay tpd 190 ns nA, nB to nY; see Fig. 4; VCC = 2.0 V; CL = 50 pF; -40 °C to +125 °C 5
Propagation delay tpd 38 ns nA, nB to nY; see Fig. 4; VCC = 4.5 V; CL = 50 pF; -40 °C to +125 °C 5
Propagation delay tpd 32 ns nA, nB to nY; see Fig. 4; VCC = 6.0 V; CL = 50 pF; -40 °C to +125 °C 5
Transition time tt 110 ns see Fig. 4; VCC = 2.0 V; CL = 50 pF; -40 °C to +125 °C 5
Transition time tt 22 ns see Fig. 4; VCC = 4.5 V; CL = 50 pF; -40 °C to +125 °C 5
Transition time tt 19 ns see Fig. 4; VCC = 6.0 V; CL = 50 pF; -40 °C to +125 °C 5
Positive-going threshold voltage VT+ 0.7 1.18 1.5 V VCC = 2.0 V; Tamb = 25 °C 7
Positive-going threshold voltage VT+ 1.7 2.38 3.15 V VCC = 4.5 V; Tamb = 25 °C 7
Positive-going threshold voltage VT+ 2.1 3.14 4.2 V VCC = 6.0 V; Tamb = 25 °C 7
Negative-going threshold voltage VT- 0.3 0.63 1 V VCC = 2.0 V; Tamb = 25 °C 7
Negative-going threshold voltage VT- 0.9 1.67 2.2 V VCC = 4.5 V; Tamb = 25 °C 7
Negative-going threshold voltage VT- 1.2 2.26 3 V VCC = 6.0 V; Tamb = 25 °C 7
Hysteresis voltage VH 0.2 0.55 1 V VCC = 2.0 V; Tamb = 25 °C 7
Hysteresis voltage VH 0.4 0.71 1.4 V VCC = 4.5 V; Tamb = 25 °C 7
Hysteresis voltage VH 0.6 0.88 1.6 V VCC = 6.0 V; Tamb = 25 °C 7

CAD (KiCad official)

  • Symbol: 74HC132PW
  • Footprint: Package_SO:TSSOP-14_4.4x5mm_P0.65mm
  • 3D model: TSSOP-14 (KiCad packages3D, STEP)
  • 3D model files: 74hc132pw-etched.step / 74hc132pw-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 74hc132pw.step / 74hc132pw.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Nexperia datasheet (16 pp, sha256 f76ea712a3e4707e, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF