component
74HC132D
Public Made by Adomby adom
Nexperia Gates, SOIC-14. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
Contents
README
markdown74HC132D
Nexperia · Gates · SOIC-14
74HC132D from Nexperia, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | 1A | input | Data input A of NAND gate 1 (Schmitt-trigger). Operates over the full VCC range (2.0 V to 6.0 V for 74HC132). |
| 2 | 1B | input | Data input B of NAND gate 1 (Schmitt-trigger). |
| 3 | 1Y | output | Data output of NAND gate 1. 1Y = NAND(1A, 1B). Drives up to ±5.2 mA at VCC = 6.0 V. |
| 4 | 2A | input | Data input A of NAND gate 2 (Schmitt-trigger). |
| 5 | 2B | input | Data input B of NAND gate 2 (Schmitt-trigger). |
| 6 | 2Y | output | Data output of NAND gate 2. 2Y = NAND(2A, 2B). |
| 7 | GND | power_in | Ground reference (0 V). |
| 8 | 3Y | output | Data output of NAND gate 3. 3Y = NAND(3A, 3B). |
| 9 | 3A | input | Data input A of NAND gate 3 (Schmitt-trigger). |
| 10 | 3B | input | Data input B of NAND gate 3 (Schmitt-trigger). |
| 11 | 4Y | output | Data output of NAND gate 4. 4Y = NAND(4A, 4B). |
| 12 | 4A | input | Data input A of NAND gate 4 (Schmitt-trigger). |
| 13 | 4B | input | Data input B of NAND gate 4 (Schmitt-trigger). |
| 14 | VCC | power_in | Supply voltage. 2.0 V to 6.0 V for 74HC132; 4.5 V to 5.5 V for 74HCT132. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Nexperia |
| Package | SOIC-14 |
| Category | Logic |
| Pins | 14 |
Ordering variants
74HC132DD74HC132DPW74HC132DBQ
CAD (KiCad official)
- Symbol:
74HC132D - Footprint:
Package_SO:SOIC-14_3.9x8.7mm_P1.27mm - 3D model: SOIC-14 (KiCad packages3D, STEP)
- 3D model files:
74hc132d-etched.step/74hc132d-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);74hc132d.step/74hc132d.glbare the bare package body.
3D model downloads
Two STEP files. Same geometry, different body top:
| File | Size | Use it when |
|---|---|---|
74hc132d.step |
195 KB | You want the bare part, or you mark your own boards. |
74hc132d-etched.step |
1.9 MB | You want the part with 74HC132D already on it. |
The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 487 faces against 237 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Nexperia datasheet (16 pp, sha256
f76ea712a3e4707e, retrieved 2026-08-17, tier: manufacturer) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).