component

74HC123M

Public Made by Adom

by adom

HGSEMI Flip Flops, SOP-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogic74hc123mfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 5d ago
viewers 74hc123m: viewers · Ray 5d ago
74hc123m-etched.glb Publish 0.1.0 · Ray 5d ago
74hc123m-etched.step 74hc123m: factory component page (tier=lcsc) · Ray 5d ago
74hc123m-hero.glb 74hc123m: hero GLB from the etched model (keeps the MPN mark) · Ray 5d ago
74hc123m-hero.overlay.json Publish 0.1.0 · Ray 5d ago
74hc123m.glb Publish 0.1.0 · Ray 5d ago
74hc123m.kicad_mod Publish 0.1.0 · Ray 5d ago
74hc123m.kicad_sym Publish 0.1.0 · Ray 5d ago
74hc123m.lbr Publish 0.1.0 · Ray 5d ago
74hc123m.step Publish 0.1.0 · Ray 5d ago
package.json Publish 0.1.0 · Ray 5d ago
page.json Set visibility: public · Ray 5d ago
README.md Publish 0.1.0 · Ray 5d ago

74HC123M

HGSEMI · Flip Flops · SOP-16

74HC123M from HGSEMI, in a SOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Negative-edge triggered input 1; a LOW-going edge on this gated input triggers or retriggers monostable 1.
2 1B input Positive-edge triggered input 1; a LOW-to-HIGH transition on this input triggers or retriggers monostable 1.
3 1R̅D̅ input Direct reset input 1, active LOW and also positive-edge triggered; a LOW level terminates the output pulse and inhibits triggering.
4 1Q̅ output Active LOW output 1 of monostable 1 (LOW during the output pulse).
5 2Q output Active HIGH output 2 of monostable 2 (HIGH during the output pulse).
6 2CEXT passive External capacitor connection 2; the datasheet recommends grounding this pin externally to pin 8 (GND) for minimum noise generation.
7 2REXT/CEXT passive External resistor and capacitor connection 2, which together with the capacitor on 2CEXT sets the basic output pulse width.
8 GND power_in Ground (0V) reference for all voltages.
9 2A input Negative-edge triggered input 2; a LOW-going edge on this gated input triggers or retriggers monostable 2.
10 2B input Positive-edge triggered input 2; a LOW-to-HIGH transition on this input triggers or retriggers monostable 2.
11 2RD input Direct reset input 2, active LOW and also positive-edge triggered; a LOW level terminates the output pulse and inhibits triggering.
12 2Q̅ output Active LOW output 2 of monostable 2 (LOW during the output pulse).
13 1Q output Active HIGH output 1 of monostable 1 (HIGH during the output pulse).
14 1CEXT passive External capacitor connection 1; the datasheet recommends grounding this pin externally to pin 8 (GND) for minimum noise generation.
15 1REXT/CEXT passive External resistor and capacitor connection 1, which together with the capacitor on 1CEXT sets the basic output pulse width.
16 VCC power_in Supply voltage; the recommended operating range is 2.0 V to 6.0 V and the absolute maximum rating is +7.0 V.

Key specifications

Parameter Value
Manufacturer HGSEMI
Package SOP-16
Category Logic
Pins 16

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage VCC -0.5 7 V 5
Input clamping current IIK -20 20 mA VI < -0.5V or VI > VCC+0.5V 5
Output clamping current IOK -20 20 mA VO < -0.5V or VO > VCC+0.5V 5
Output current IO -25 25 mA except for pins nREXT/CEXT; VO= -0.5V to (VCC+0.5V) 5
Supply current ICC 50 mA 5
Ground current IGND -50 mA 5
Storage temperature Tstg -65 150 ℃ 5
Total power dissipation Ptot 500 mW 5
Supply voltage VCC 2 5 6 V 6
Input voltage VI 0 V 6
Output voltage VO 0 V 6
Ambient temperature Tamb -40 105 ℃ 6
Input transition rise and fall rate Δt/ΔV 625 ns/V nR_D input; VCC=2.0V 6
Input transition rise and fall rate Δt/ΔV 1.67 139 ns/V nR_D input; VCC=4.5V 6
Input transition rise and fall rate Δt/ΔV 83 ns/V nR_D input; VCC=6.0V 6
HIGH-level input voltage VIH 1.5 1.2 V Tamb=25℃; VCC=2.0V 6
HIGH-level input voltage VIH 3.15 2.4 V Tamb=25℃; VCC=4.5V 6
HIGH-level input voltage VIH 4.2 3.2 V Tamb=25℃; VCC=6.0V 6
LOW-level input voltage VIL 0.8 0.5 V Tamb=25℃; VCC=2.0V 6
LOW-level input voltage VIL 2.1 1.35 V Tamb=25℃; VCC=4.5V 6
LOW-level input voltage VIL 2.8 1.8 V Tamb=25℃; VCC=6.0V 6
HIGH-level output voltage VOH 1.9 2 V Tamb=25℃; VI=VIH or VIL; IO=-20uA; VCC=2.0V 6
HIGH-level output voltage VOH 4.4 4.5 V Tamb=25℃; VI=VIH or VIL; IO=-20uA; VCC=4.5V 6
HIGH-level output voltage VOH 5.9 6 V Tamb=25℃; VI=VIH or VIL; IO=-20uA; VCC=6.0V 6
HIGH-level output voltage VOH 3.98 4.32 V Tamb=25℃; VI=VIH or VIL; IO=-4mA; VCC=4.5V 6
HIGH-level output voltage VOH 5.48 5.81 V Tamb=25℃; VI=VIH or VIL; IO=-5.2mA; VCC=6.0V 6
LOW-level output voltage VOL 0 0.1 V Tamb=25℃; VI=VIH or VIL; IO=20uA; VCC=2.0V 6
LOW-level output voltage VOL 0.15 0.26 V Tamb=25℃; VI=VIH or VIL; IO=4mA; VCC=4.5V 6
LOW-level output voltage VOL 0.16 0.26 V Tamb=25℃; VI=VIH or VIL; IO=5.2mA; VCC=6.0V 6
Input leakage current II -0.1 0.1 uA Tamb=25℃; VI=VCC or GND; VCC=6.0V 6
Supply current ICC 8 uA Tamb=25℃; VI=VCC or GND; IO=0A; VCC=6.0V 6
HIGH-level input voltage VIH 1.5 V Tamb=-40℃ to +105℃; VCC=2.0V 8
HIGH-level input voltage VIH 3.15 V Tamb=-40℃ to +105℃; VCC=4.5V 8
HIGH-level input voltage VIH 4.2 V Tamb=-40℃ to +105℃; VCC=6.0V 8
LOW-level input voltage VIL 0.5 V Tamb=-40℃ to +105℃; VCC=2.0V 8
LOW-level input voltage VIL 1.35 V Tamb=-40℃ to +105℃; VCC=4.5V 8
LOW-level input voltage VIL 1.8 V Tamb=-40℃ to +105℃; VCC=6.0V 8
HIGH-level output voltage VOH 1.9 V Tamb=-40℃ to +105℃; VI=VIH or VIL; IO=-20uA; VCC=2.0V 8
HIGH-level output voltage VOH 4.4 V Tamb=-40℃ to +105℃; VI=VIH or VIL; IO=-20uA; VCC=4.5V 8
HIGH-level output voltage VOH 5.9 V Tamb=-40℃ to +105℃; VI=VIH or VIL; IO=-20uA; VCC=6.0V 8
HIGH-level output voltage VOH 3.7 V Tamb=-40℃ to +105℃; VI=VIH or VIL; IO=-4mA; VCC=4.5V 8
HIGH-level output voltage VOH 5.2 V Tamb=-40℃ to +105℃; VI=VIH or VIL; IO=-5.2mA; VCC=6.0V 8
LOW-level output voltage VOL 0.1 V Tamb=-40℃ to +105℃; VI=VIH or VIL; IO=20uA; VCC=2.0V 8
LOW-level output voltage VOL 0.4 V Tamb=-40℃ to +105℃; VI=VIH or VIL; IO=4mA; VCC=4.5V 8
Input leakage current II -1 1 uA Tamb=-40℃ to +105℃; VI=VCC or GND; VCC=6.0V 8
Supply current ICC 160 uA Tamb=-40℃ to +105℃; VI=VCC or GND; IO=0A; VCC=6.0V 8
Propagation delay tpd (nRD, nA, nB to nQ or nQ) tpd 385 ns Tamb=-40℃ to +105℃; CL=50pF; CEXT=0pF; REXT=5kΩ; VCC=2.0V 11
Propagation delay tpd (nRD, nA, nB to nQ or nQ) tpd 77 ns Tamb=-40℃ to +105℃; CL=50pF; CEXT=0pF; REXT=5kΩ; VCC=4.5V 11
Propagation delay tpd (nRD, nA, nB to nQ or nQ) tpd 65 ns Tamb=-40℃ to +105℃; CL=50pF; CEXT=0pF; REXT=5kΩ; VCC=6.0V 11
Propagation delay nRD (reset) to nQ or nQ tpd 325 ns Tamb=-40℃ to +105℃; CL=50pF; CEXT=0pF; REXT=5kΩ; VCC=2.0V 11
Propagation delay nRD (reset) to nQ or nQ tpd 65 ns Tamb=-40℃ to +105℃; CL=50pF; CEXT=0pF; REXT=5kΩ; VCC=4.5V 11
Propagation delay nRD (reset) to nQ or nQ tpd 55 ns Tamb=-40℃ to +105℃; CL=50pF; CEXT=0pF; REXT=5kΩ; VCC=6.0V 11
Transition time tt 110 ns Tamb=-40℃ to +105℃; CL=50pF; VCC=2.0V 11
Transition time tt 22 ns Tamb=-40℃ to +105℃; CL=50pF; VCC=4.5V 11
Transition time tt 19 ns Tamb=-40℃ to +105℃; CL=50pF; VCC=6.0V 11

CAD (KiCad official)

  • Symbol: 74HC123M
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOP-16 (KiCad packages3D, STEP)
  • 3D model files: 74hc123m-etched.step / 74hc123m-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 74hc123m.step / 74hc123m.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: HGSEMI datasheet (20 pp, sha256 d6c2222dfb62a583, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF