component

74HC11D

Public Made by Adom

by adom

GR Logic Gates, DIP-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogic74hc11dfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 7d ago
viewers 74hc11d: viewers · Ray 7d ago
74hc11d-etched.glb Publish 0.1.0 · Ray 7d ago
74hc11d-etched.step 74hc11d: factory component page (tier=lcsc) · Ray 7d ago
74hc11d-hero.glb 74hc11d: hero GLB from the etched model (keeps the MPN mark) · Ray 7d ago
74hc11d-hero.overlay.json Publish 0.1.0 · Ray 7d ago
74hc11d.glb Publish 0.1.0 · Ray 7d ago
74hc11d.kicad_mod Publish 0.1.0 · Ray 7d ago
74hc11d.kicad_sym Publish 0.1.0 · Ray 7d ago
74hc11d.lbr Publish 0.1.0 · Ray 7d ago
74hc11d.step Publish 0.1.0 · Ray 7d ago
package.json Publish 0.1.0 · Ray 7d ago
page.json Set visibility: public · Ray 7d ago
README.md Publish 0.1.0 · Ray 7d ago

74HC11D

GR · Logic Gates · DIP-14

74HC11D from GR, in a DIP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 A1 input Input A of the first 3-input AND gate (Y = A·B·C); the input voltage must stay between -0.3 V and VCC+0.3 V.
2 B1 input Input B of the first 3-input AND gate (Y = A·B·C); the input voltage must stay between -0.3 V and VCC+0.3 V.
3 A2 input Input A of the second 3-input AND gate (Y = A·B·C); the input voltage must stay between -0.3 V and VCC+0.3 V.
4 B2 input Input B of the second 3-input AND gate (Y = A·B·C); the input voltage must stay between -0.3 V and VCC+0.3 V.
5 C2 input Input C of the second 3-input AND gate (Y = A·B·C); the input voltage must stay between -0.3 V and VCC+0.3 V.
6 Y2 output Buffered push-pull output of the second AND gate; the absolute-maximum output current per pin is 25 mA.
7 GND power_in Ground pin; the absolute-maximum Vcc or GND current is 50 mA.
8 Y3 output Buffered push-pull output of the third AND gate; the absolute-maximum output current per pin is 25 mA.
9 A3 input Input A of the third 3-input AND gate (Y = A·B·C); the input voltage must stay between -0.3 V and VCC+0.3 V.
10 B3 input Input B of the third 3-input AND gate (Y = A·B·C); the input voltage must stay between -0.3 V and VCC+0.3 V.
11 C3 input Input C of the third 3-input AND gate (Y = A·B·C); the input voltage must stay between -0.3 V and VCC+0.3 V.
12 Y1 output Buffered push-pull output of the first AND gate; the absolute-maximum output current per pin is 25 mA.
13 C1 input Input C of the first 3-input AND gate (Y = A·B·C); the input voltage must stay between -0.3 V and VCC+0.3 V.
14 VCC power_in Positive supply; operating range is 2.0 V to 6.0 V, with an absolute-maximum of 6.5 V.

Key specifications

Parameter Value
Manufacturer GR
Package DIP-14
Category Logic
Pins 14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Operating voltage (recommended) VCC 2 5 6 V 2
Input/output voltage (recommended) VIN, VOUT 0 V Maximum printed as VCC 2
Input rise/fall time Tr, tf 0 1000 ns VCC=2.0V 2
Input rise/fall time Tr, tf 0 500 ns VCC=4.5V 2
Input rise/fall time Tr, tf 0 400 ns VCC=6.0V 2
Operating temperature (recommended) TA 0 60 ℃ 2
Supply voltage (absolute maximum) VCC 6.5 V 1
Input/output voltage (absolute maximum) VIN, VOUT -0.3 V Maximum printed as Vcc+0.3 1
Output current per pin (absolute maximum) IOUT 25 mA Single pin 1
Vcc or GND current (absolute maximum) ICC 50 mA 1
Power dissipation (absolute maximum) PD 500 mW 1
Operating temperature (absolute maximum) TA 0 70 ℃ 1
Storage temperature (absolute maximum) TS -65 150 ℃ 1
Lead soldering temperature (absolute maximum) TW 260 ℃ 10 s 1
High-level input voltage VIH 1.5 V TA=25℃, VCC=2.0 V 2
High-level input voltage VIH 3.15 V TA=25℃, VCC=4.5 V 2
High-level input voltage VIH 4.2 V TA=25℃, VCC=6.0 V 2
Low-level input voltage VIL 0.5 V TA=25℃, VCC=2.0 V 2
Low-level input voltage VIL 1.35 V TA=25℃, VCC=4.5 V 2
Low-level input voltage VIL 1.8 V TA=25℃, VCC=6.0 V 2
High-level output voltage VOH 1.9 V TA=25℃, VI=VIH or VIL, /IOUT/≤20μA, VCC=2.0 V 2
High-level output voltage VOH 4.4 V TA=25℃, VI=VIH or VIL, /IOUT/≤20μA, VCC=4.5 V 2
High-level output voltage VOH 5.9 V TA=25℃, VI=VIH or VIL, /IOUT/≤20μA, VCC=6.0 V 2
High-level output voltage VOH 3.7 4.4 V TA=25℃, VI=VIH, /IOUT/≤4.0mA, VCC=4.5 V 2
High-level output voltage VOH 5.2 5.8 V TA=25℃, VI=VIH, /IOUT/≤5.2mA, VCC=6.0 V 2
Low-level output voltage VOL 0.1 V TA=25℃, VI=VIH or VIL, /IOUT/≤20μA, VCC=2.0 V 2
Low-level output voltage VOL 0.06 0.4 V TA=25℃, VI=VIH, /IOUT/≤4.0mA, VCC=4.5 V 2
Low-level output voltage VOL 0.07 0.5 V TA=25℃, VI=VIH, /IOUT/≤5.2mA, VCC=6.0 V 2
Input current IIN 1 uA TA=25℃, VI=VCC or GND, VCC=6.0 V 2
Operating supply current ICC 5.5 uA TA=25℃, VI=VCC or GND, IOUT=0μA, VCC=6.0 V 2
Propagation delay A, B, C to Y (high-to-low) tPHL 14 ns Ta=25℃, VCC=5.0 V, tr=tf≤20ns, CL=15pF 3
Propagation delay A, B, C to Y (low-to-high) tPLH 20 ns Ta=25℃, VCC=5.0 V, tr=tf≤20ns, CL=15pF 3

CAD (KiCad official)

  • Symbol: 74HC11D
  • Footprint: Package_DIP:DIP-14_W7.62mm
  • 3D model: DIP-14 (KiCad packages3D, STEP)
  • 3D model files: 74hc11d-etched.step / 74hc11d-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 74hc11d.step / 74hc11d.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: GR datasheet (5 pp, sha256 3e053f550f75f462, retrieved 2026-10-15, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF