component

74HC08PW

Public Made by Adom

by adom

Nexperia Gates, TSSOP-14. Datasheet-verified pinout, KiCad symbol/footprint/3D.

componentlogic74hc08pw
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

Datasheet

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

74HC08PW

Nexperia · Gates · TSSOP-14

74HC08PW from Nexperia, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Gate 1 data input A. CMOS-level logic input, VIH ≥ 3.15 V @ VCC=4.5 V; input leakage ±0.1 μA typ.
2 1B input Gate 1 data input B. CMOS-level logic input; paired with 1A to produce output 1Y = 1A AND 1B.
3 1Y output Gate 1 data output. Push-pull CMOS output, IO up to ±25 mA absolute max; VOH ≥ 3.98 V @ IO=-4 mA, VCC=4.5 V.
4 2A input Gate 2 data input A. CMOS-level logic input.
5 2B input Gate 2 data input B. CMOS-level logic input; paired with 2A to produce output 2Y = 2A AND 2B.
6 2Y output Gate 2 data output. Push-pull CMOS output.
7 GND power_in Ground reference (0 V). Common return for supply and signals.
8 3Y output Gate 3 data output. Push-pull CMOS output.
9 3A input Gate 3 data input A. CMOS-level logic input.
10 3B input Gate 3 data input B. CMOS-level logic input; paired with 3A to produce output 3Y = 3A AND 3B.
11 4Y output Gate 4 data output. Push-pull CMOS output.
12 4A input Gate 4 data input A. CMOS-level logic input.
13 4B input Gate 4 data input B. CMOS-level logic input; paired with 4A to produce output 4Y = 4A AND 4B.
14 VCC power_in Positive supply voltage. Operating range 2.0 V to 6.0 V (74HC08); absolute max +7 V. Decouple with a 100 nF ceramic to GND close to the pin.

Key specifications

Parameter Value
Manufacturer Nexperia
Package TSSOP-14
Category Logic
Pins 14

Ordering variants

  • 74HC08PW
  • 74HC08PWD
  • 74HC08PWBQ

CAD (KiCad official)

  • Symbol: 74HC08PW
  • Footprint: Package_SO:TSSOP-14_4.4x5mm_P0.65mm
  • 3D model: TSSOP-14 (KiCad packages3D, STEP)
  • 3D model files: 74hc08pw-etched.step / 74hc08pw-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 74hc08pw.step / 74hc08pw.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Nexperia datasheet (13 pp, sha256 2e7d5aa7437a64e6, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF