component

74HC02D

Public Made by Adom

by adom

Nexperia Gates, SOIC-14. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.

componentlogic74hc02d
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs 74hc02d: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
viewers pin 1: carry the footprint's marker into the .lbr, the viewer and page.json (silk-marker, drawn, top-left) · Ray
74hc02d-etched.fit.json 74hc02d: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
74hc02d-etched.glb 74hc02d: white body in tscircuit (pre-1.8 etch structure under an assembly instance); Ray 2026-10-19: black IC body wit… · Ray
74hc02d-etched.step 74hc02d: white body in tscircuit (pre-1.8 etch structure under an assembly instance); Ray 2026-10-19: black IC body wit… · Ray
74hc02d-hero.glb 74hc02d: hero from the plain model · Ray
74hc02d-hero.overlay.json 74hc02d: hero from the plain model · Ray
74hc02d.glb Publish 0.1.0 · Ray
74hc02d.kicad_mod Publish 0.1.0 · Ray
74hc02d.kicad_sym Publish 0.1.0 · Ray
74hc02d.lbr rebuild the library on adom-lbr 2.32.0. The published copy was built by 2.18.0, which imported every KiCad roundrect an… · Ray
74hc02d.step Publish 0.1.0 · Ray
package.json Publish 0.2.1 · Ray
pads.json pin 1: carry the footprint's marker into the .lbr, the viewer and page.json (silk-marker, drawn, top-left) · Ray
page.json Publish 0.2.1 · Ray
README.md 74hc02d: laser-etched CAD + chip hero (factory 2.0.0 backfill) · Ray

74HC02D

Nexperia · Gates · SOIC-14

74HC02D from Nexperia, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1Y output Data output of gate 1 (NOR of 1A and 1B). CMOS push-pull output, can drive IO up to -5.2 mA (source) / 5.2 mA (sink) at VCC = 6.0 V.
2 1A input Data input A of gate 1. CMOS logic input with clamp diodes; input voltage 0 to VCC recommended, VIH >= 3.15 V at VCC = 4.5 V (74HC02).
3 1B input Data input B of gate 1. CMOS logic input with clamp diodes; input voltage 0 to VCC recommended.
4 2Y output Data output of gate 2 (NOR of 2A and 2B). CMOS push-pull output.
5 2A input Data input A of gate 2. CMOS logic input with clamp diodes.
6 2B input Data input B of gate 2. CMOS logic input with clamp diodes.
7 GND power_in Ground reference (0 V).
8 3A input Data input A of gate 3. CMOS logic input with clamp diodes.
9 3B input Data input B of gate 3. CMOS logic input with clamp diodes.
10 3Y output Data output of gate 3 (NOR of 3A and 3B). CMOS push-pull output.
11 4A input Data input A of gate 4. CMOS logic input with clamp diodes.
12 4B input Data input B of gate 4. CMOS logic input with clamp diodes.
13 4Y output Data output of gate 4 (NOR of 4A and 4B). CMOS push-pull output.
14 VCC power_in Positive supply voltage. Operating range 2.0 V to 6.0 V (74HC02); absolute max +7 V.

Key specifications

Parameter Value
Manufacturer Nexperia
Package SOIC-14
Category Logic
Pins 14

Ordering variants

  • 74HC02DD
  • 74HC02DPW
  • 74HC02DBQ
  • 74HC02DBZ

CAD (KiCad official)

  • Symbol: 74HC02D
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOIC-14 (KiCad packages3D, STEP)
  • 3D model files: 74hc02d-etched.step / 74hc02d-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 74hc02d.step / 74hc02d.glb are the bare package body.

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
74hc02d.step 195 KB You want the bare part, or you mark your own boards.
74hc02d-etched.step 1.8 MB You want the part with 74HC02D already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 456 faces against 237 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Nexperia datasheet (14 pp, sha256 2773ea732403ff2a, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF