component

74FCT621ATSOG

Public Made by Adom

by adom

RENESAS Buffers / Drivers, SOIC-20-300mil. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogic ics74fct621atsogfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 3d ago
viewers 74fct621atsog: viewers · Ray 3d ago
74fct621atsog-etched.glb Publish 0.1.0 · Ray 3d ago
74fct621atsog-etched.step 74fct621atsog: factory component page (tier=lcsc) · Ray 3d ago
74fct621atsog-hero.glb 74fct621atsog: hero GLB from the etched model (keeps the MPN mark) · Ray 3d ago
74fct621atsog-hero.overlay.json Publish 0.1.0 · Ray 3d ago
74fct621atsog.glb Publish 0.1.0 · Ray 3d ago
74fct621atsog.kicad_mod Publish 0.1.0 · Ray 3d ago
74fct621atsog.kicad_sym Publish 0.1.0 · Ray 3d ago
74fct621atsog.lbr Publish 0.1.0 · Ray 3d ago
74fct621atsog.step Publish 0.1.0 · Ray 3d ago
package.json Publish 0.1.0 · Ray 3d ago
page.json Set visibility: public · Ray 3d ago
README.md Publish 0.1.0 · Ray 3d ago

74FCT621ATSOG

RENESAS · Buffers / Drivers · SOIC-20-300mil

74FCT621ATSOG from RENESAS, in a SOIC-20-300mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GAB input Enable input that, with GBA, sets direction; per the function table GAB high passes A data to the B bus.
2 A1 bidirectional A-bus input or open-drain output, sinks up to 48mA (VOL 0.5V max).
3 A2 bidirectional A-bus input or open-drain output, sinks up to 48mA (VOL 0.5V max).
4 A3 bidirectional A-bus input or open-drain output, sinks up to 48mA (VOL 0.5V max).
5 A4 bidirectional A-bus input or open-drain output, sinks up to 48mA (VOL 0.5V max).
6 A5 bidirectional A-bus input or open-drain output, sinks up to 48mA (VOL 0.5V max).
7 A6 bidirectional A-bus input or open-drain output, sinks up to 48mA (VOL 0.5V max).
8 A7 bidirectional A-bus input or open-drain output, sinks up to 48mA (VOL 0.5V max).
9 A8 bidirectional A-bus input or open-drain output, sinks up to 48mA (VOL 0.5V max).
10 GND power_in Ground reference (0V).
11 B8 bidirectional B-bus input or open-drain output, sinks up to 64mA (VOL 0.55V max).
12 B7 bidirectional B-bus input or open-drain output, sinks up to 64mA (VOL 0.55V max).
13 B6 bidirectional B-bus input or open-drain output, sinks up to 64mA (VOL 0.55V max).
14 B5 bidirectional B-bus input or open-drain output, sinks up to 64mA (VOL 0.55V max).
15 B4 bidirectional B-bus input or open-drain output, sinks up to 64mA (VOL 0.55V max).
16 B3 bidirectional B-bus input or open-drain output, sinks up to 64mA (VOL 0.55V max).
17 B2 bidirectional B-bus input or open-drain output, sinks up to 64mA (VOL 0.55V max).
18 B1 bidirectional B-bus input or open-drain output, sinks up to 64mA (VOL 0.55V max).
19 GBA input Enable input that, with GAB, sets direction; per the function table GBA low passes B data to the A bus.
20 VCC power_in Positive supply, 5.0V ±5% over the industrial range (-40°C to +85°C).

Key specifications

Parameter Value
Manufacturer RENESAS
Package SOIC-20-300mil
Category Logic ICs
Pins 20

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Terminal voltage with respect to GND (inputs and VCC terminals) VTERM(2) -0.5 7 V Inputs and VCC terminals only 2
Terminal voltage with respect to GND (output and I/O terminals) VTERM(3) -0.5 V Output and I/O terminals only; printed max is VCC+0.5 (not numeric) 2
Storage temperature TSTG -65 150 °C 2
DC output current IOUT -60 120 mA 2
Input capacitance CIN 6 10 pF VIN = 0V; TA = +25°C, F = 1.0MHz 2
Output capacitance COUT 8 12 pF VOUT = 0V; TA = +25°C, F = 1.0MHz 2
Input HIGH level VIH 2 V Guaranteed logic HIGH level; Industrial TA = -40°C to +85°C, VCC = 5.0V ±5% 3
Input LOW level VIL 0.8 V Guaranteed logic LOW level; Industrial TA = -40°C to +85°C, VCC = 5.0V ±5% 3
Input HIGH current IIH -1 1 µA VCC = Max., VI = 2.7V 3
Input LOW current IIL -1 1 µA VCC = Max., VI = 0.5V 3
Input current II -1 1 µA VCC = Max., VI = VCC (Max.) 3
Clamp diode voltage VIK -0.7 -1.2 V VCC = Min., IIN = -18mA 3
Output HIGH current IOH 20 µA VCC = Max., VOH = VCC (Max.), VIN = VIH or VIL 3
Output LOW voltage (B bus) VOL 0.3 0.55 V VCC = Min., IOL = 64mA, VIN = VIH or VIL 3
Output LOW voltage (A bus) VOL 0.3 0.5 V VCC = Min., IOL = 48mA, VIN = VIH or VIL 3
Input/output power off leakage IOFF -1 1 µA VCC = 0V, VIN or VO = 4.5V 3
Input hysteresis VH 200 mV 3
Quiescent power supply current ICC 0.01 1 mA VCC = Max., VIN = GND or VCC 3
Quiescent power supply current, TTL inputs HIGH ΔICC 0.5 2 mA VCC = Max., VIN = 3.4V (per TTL input) 4
Dynamic power supply current ICCD 0.15 0.25 mA/MHz VCC = Max., VIN = VCC, VIN = GND, outputs open, GBA = GAB = GND or VCC, one input toggling, 50% duty cycle 4
Total power supply current IC 1.5 3.5 mA VCC = Max., VIN = VCC, VIN = GND, outputs open, GBA = GAB = GND or VCC, one bit toggling 4
Total power supply current IC 1.8 4.5 mA VCC = Max., VIN = 3.4V, VIN = GND, outputs open, one bit toggling at fi = 10MHz, 50% duty cycle 4
Total power supply current IC 36 mA VCC = Max., VIN = VCC, VIN = GND, outputs open, GBA = GAB = GND or VCC, eight bits toggling at fi = 2.5MHz, 50% duty cycle; example of ICC formula, not tested 4
Total power supply current IC 5 14 mA VCC = Max., VIN = 3.4V, VIN = GND, outputs open, GBA = GAB = GND or VCC, eight bits toggling at fi = 2.5MHz, 50% duty cycle; example of ICC formula, not tested 4
Propagation delay A to B (tPLH) tPLH 5.5 12 ns AT grade; CL = 50pF, RL = 500Ω; min guaranteed not tested 4
Propagation delay A to B (tPHL) tPHL 1.5 6.8 ns AT grade; CL = 50pF, RL = 500Ω; min guaranteed not tested 4
Propagation delay B to A (tPLH) tPLH 5.5 12 ns AT grade; CL = 50pF, RL = 500Ω; min guaranteed not tested 4
Propagation delay B to A (tPHL) tPHL 1.5 6.4 ns AT grade; CL = 50pF, RL = 500Ω; min guaranteed not tested 4
Propagation delay GBA to A (tPLH) tPLH 5.5 13 ns AT grade; CL = 50pF, RL = 500Ω; min guaranteed not tested 4
Propagation delay GBA to A (tPHL) tPHL 1.5 6.8 ns AT grade; CL = 50pF, RL = 500Ω; min guaranteed not tested 4
Propagation delay GAB to B (tPLH) tPLH 5.5 13 ns AT grade; CL = 50pF, RL = 500Ω; min guaranteed not tested 4
Propagation delay GAB to B (tPHL) tPHL 1.5 6.4 ns AT grade; CL = 50pF, RL = 500Ω; min guaranteed not tested 4
Ambient operating temperature (Industrial) TA -40 85 °C Industrial range 3
Supply voltage tolerance VCC -5 5 % VCC = 5.0V ±5% 3

CAD (KiCad official)

  • Symbol: 74FCT621ATSOG
  • Footprint: Package_SO:SOIC-20W_7.5x12.8mm_P1.27mm
  • 3D model: SOIC-20-300mil (KiCad packages3D, STEP)
  • 3D model files: 74fct621atsog-etched.step / 74fct621atsog-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 74fct621atsog.step / 74fct621atsog.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: RENESAS datasheet (7 pp, sha256 6291c1f12127c7e6, retrieved 2026-10-28, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF