component

74FCT38072DCGI

Public Made by Adom

by adom

RENESAS Clock Buffers/Drivers/Distributions, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentclock and timing74fct38072dcgifactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 3d ago
viewers 74fct38072dcgi: viewers · Ray 3d ago
74fct38072dcgi-etched.glb Publish 0.1.0 · Ray 3d ago
74fct38072dcgi-etched.step 74fct38072dcgi: factory component page (tier=lcsc) · Ray 3d ago
74fct38072dcgi-hero.glb 74fct38072dcgi: hero GLB from the etched model (keeps the MPN mark) · Ray 3d ago
74fct38072dcgi-hero.overlay.json Publish 0.1.0 · Ray 3d ago
74fct38072dcgi.glb Publish 0.1.0 · Ray 3d ago
74fct38072dcgi.kicad_mod Publish 0.1.0 · Ray 3d ago
74fct38072dcgi.kicad_sym Publish 0.1.0 · Ray 3d ago
74fct38072dcgi.lbr Publish 0.1.0 · Ray 3d ago
74fct38072dcgi.step Publish 0.1.0 · Ray 3d ago
package.json Publish 0.1.0 · Ray 3d ago
page.json Set visibility: public · Ray 3d ago
README.md Publish 0.1.0 · Ray 3d ago

74FCT38072DCGI

RENESAS · Clock Buffers/Drivers/Distributions · SOIC-8

74FCT38072DCGI from RENESAS, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VCC power_in Power supply pin for the device, operating at VCC = 3.3V ± 0.3V.
2 VCC power_in Second power supply pin, operating at VCC = 3.3V ± 0.3V, provided with multiple power pins to reduce noise.
3 IN input Clock input that can be driven from 3.3V or 5V components with a high level of 2V min to 5.5V max and a low level of -0.5V to 0.8V.
4 GND power_in Ground pin, one of multiple ground pins provided to reduce noise.
5 GND power_in Ground pin, one of multiple ground pins provided to reduce noise.
6 O1 output Clock output 1 of the 1:2 fanout, TTL compatible, with rise and fall time of 1ns max.
7 O2 output Clock output 2 of the 1:2 fanout, TTL compatible, with rise and fall time of 1ns max.
8 GND power_in Ground pin, one of multiple ground pins provided to reduce noise.

Key specifications

Parameter Value
Manufacturer RENESAS
Package SOIC-8
Category Clock And Timing
Pins 8

CAD (KiCad official)

  • Symbol: 74FCT38072DCGI
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: 74fct38072dcgi-etched.step / 74fct38072dcgi-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 74fct38072dcgi.step / 74fct38072dcgi.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: RENESAS datasheet (6 pp, sha256 6cea36322f225187, retrieved 2026-10-28, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF