component

74AVCH2T45DC

Public Made by Adom

by adom

Nexperia Translators, Level Shifters, VSSOP-8-0.5mm. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogic74avch2t45dcfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 5d ago
viewers 74avch2t45dc: viewers · Ray 5d ago
74avch2t45dc-etched.glb Publish 0.1.0 · Ray 5d ago
74avch2t45dc-etched.step 74avch2t45dc: factory component page (tier=lcsc) · Ray 5d ago
74avch2t45dc-hero.glb 74avch2t45dc: hero GLB from the etched model (keeps the MPN mark) · Ray 5d ago
74avch2t45dc-hero.overlay.json Publish 0.1.0 · Ray 5d ago
74avch2t45dc.glb Publish 0.1.0 · Ray 5d ago
74avch2t45dc.kicad_mod Publish 0.1.0 · Ray 5d ago
74avch2t45dc.kicad_sym Publish 0.1.0 · Ray 5d ago
74avch2t45dc.lbr Publish 0.1.0 · Ray 5d ago
74avch2t45dc.step Publish 0.1.0 · Ray 5d ago
package.json Publish 0.1.0 · Ray 5d ago
page.json Set visibility: public · Ray 5d ago
README.md Publish 0.1.0 · Ray 5d ago

74AVCH2T45DC

Nexperia · Translators, Level Shifters · VSSOP-8-0.5mm

74AVCH2T45DC from Nexperia, in a VSSOP-8-0.5mm. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VCC(A) power_in Supply voltage for port A and DIR, specified from 0.8 V to 3.6 V.
2 1A bidirectional Data input or output referenced to VCC(A); the data I/O input circuit is always active and has bus hold to hold unused or floating inputs at a valid logic level.
3 2A bidirectional Data input or output referenced to VCC(A); the data I/O input circuit is always active and has bus hold to hold unused or floating inputs at a valid logic level.
4 GND power_in Ground (0 V); if either VCC(A) or VCC(B) is at GND level the device enters suspend mode with A and B in high-impedance OFF-state.
5 DIR input Direction control referenced to VCC(A): HIGH allows transmission from nA to nB and LOW allows transmission from nB to nA.
6 2B bidirectional Data input or output referenced to VCC(B); the data I/O input circuit is always active and has bus hold to hold unused or floating inputs at a valid logic level.
7 1B bidirectional Data input or output referenced to VCC(B); the data I/O input circuit is always active and has bus hold to hold unused or floating inputs at a valid logic level.
8 VCC(B) power_in Supply voltage for port B, specified from 0.8 V to 3.6 V.

Key specifications

Parameter Value
Manufacturer Nexperia
Package VSSOP-8-0.5mm
Category Logic
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
supply voltage A VCC(A) -0.5 4.6 V 4
supply voltage B VCC(B) -0.5 4.6 V 4
input clamping current IIK -50 mA VI < 0 V 4
input voltage VI -0.5 4.6 V 4
output clamping current IOK -50 mA VO < 0 V 4
output voltage (active mode) VO -0.5 V Active mode 4
output voltage (suspend or 3-state mode) VO -0.5 4.6 V Suspend or 3-state mode 4
output current IO -50 50 mA VO = 0 V to VCCO 4
supply current ICC(A) or ICC(B) 100 mA 4
ground current IGND -100 mA 4
storage temperature Tstg -65 150 °C 4
total power dissipation Ptot 250 mW Tamb = -40 °C to +125 °C 4
supply voltage A VCC(A) 0.8 3.6 V 5
supply voltage B VCC(B) 0.8 3.6 V 5
input voltage VI 0 3.6 V 5
output voltage (active mode) VO 0 V Active mode 5
output voltage (suspend or 3-state mode) VO 0 3.6 V Suspend or 3-state mode 5
ambient temperature Tamb -40 125 °C 5
input transition rise and fall rate Δt/ΔV 5 ns/V VCCI = 0.8 V to 3.6 V 5
HIGH-level input voltage (data input) VIH 1.6 V data input; VCCI = 2.3 V to 2.7 V; -40 °C to +125 °C 6
HIGH-level input voltage (data input) VIH 2 V data input; VCCI = 3.0 V to 3.6 V; -40 °C to +125 °C 6
HIGH-level input voltage (DIR input) VIH 1.6 V DIR input; VCC(A) = 2.3 V to 2.7 V; -40 °C to +125 °C 6
HIGH-level input voltage (DIR input) VIH 2 V DIR input; VCC(A) = 3.0 V to 3.6 V; -40 °C to +125 °C 6
LOW-level input voltage (data input) VIL 0.7 V data input; VCCI = 2.3 V to 2.7 V; -40 °C to +125 °C 6
LOW-level input voltage (data input) VIL 0.9 V data input; VCCI = 3.0 V to 3.6 V; -40 °C to +125 °C 6
LOW-level input voltage (DIR input) VIL 0.7 V DIR input; VCC(A) = 2.3 V to 2.7 V; -40 °C to +125 °C 6
LOW-level input voltage (DIR input) VIL 0.9 V DIR input; VCC(A) = 3.0 V to 3.6 V; -40 °C to +125 °C 6
HIGH-level output voltage VOH 0.85 V VI = VIH or VIL; IO = -3 mA; VCC(A) = VCC(B) = 1.1 V 6
HIGH-level output voltage VOH 1.05 V VI = VIH or VIL; IO = -6 mA; VCC(A) = VCC(B) = 1.4 V 6
HIGH-level output voltage VOH 1.2 V VI = VIH or VIL; IO = -8 mA; VCC(A) = VCC(B) = 1.65 V 6
HIGH-level output voltage VOH 1.75 V VI = VIH or VIL; IO = -9 mA; VCC(A) = VCC(B) = 2.3 V 6
HIGH-level output voltage VOH 2.3 V VI = VIH or VIL; IO = -12 mA; VCC(A) = VCC(B) = 3.0 V 6
LOW-level output voltage VOL 0.1 V VI = VIH or VIL; IO = 100 μA; VCC(A) = VCC(B) = 0.8 V to 3.6 V 6
LOW-level output voltage VOL 0.25 V VI = VIH or VIL; IO = 3 mA; VCC(A) = VCC(B) = 1.1 V 6
LOW-level output voltage VOL 0.35 V VI = VIH or VIL; IO = 6 mA; VCC(A) = VCC(B) = 1.4 V 6
LOW-level output voltage VOL 0.45 V VI = VIH or VIL; IO = 8 mA; VCC(A) = VCC(B) = 1.65 V 6
LOW-level output voltage VOL 0.55 V VI = VIH or VIL; IO = 9 mA; VCC(A) = VCC(B) = 2.3 V 6
LOW-level output voltage VOL 0.7 V VI = VIH or VIL; IO = 12 mA; VCC(A) = VCC(B) = 3.0 V 6
input leakage current II -1.5 1.5 μA DIR input; VI = 0 V or 3.6 V; VCC(A) = VCC(B) = 0.8 V to 3.6 V 6
bus hold LOW current IBHL 15 μA A or B port; VI = 0.49 V; VCC(A) = VCC(B) = 1.4 V 7
bus hold LOW current IBHL 25 μA A or B port; VI = 0.58 V; VCC(A) = VCC(B) = 1.65 V 7
bus hold LOW current IBHL 45 μA A or B port; VI = 0.70 V; VCC(A) = VCC(B) = 2.3 V 7
bus hold LOW current IBHL 90 μA A or B port; VI = 0.80 V; VCC(A) = VCC(B) = 3.0 V; -40 °C to +125 °C 7
bus hold HIGH current IBHH -15 μA A or B port; VI = 0.91 V; VCC(A) = VCC(B) = 1.4 V 7
bus hold HIGH current IBHH -25 μA A or B port; VI = 1.07 V; VCC(A) = VCC(B) = 1.65 V 7
bus hold HIGH current IBHH -45 μA A or B port; VI = 1.60 V; VCC(A) = VCC(B) = 2.3 V 7
bus hold HIGH current IBHH -100 μA A or B port; VI = 2.00 V; VCC(A) = VCC(B) = 3.0 V; -40 °C to +125 °C 7
bus hold LOW overdrive current IBHLO 125 μA A or B port; VCC(A) = VCC(B) = 1.6 V 7
bus hold LOW overdrive current IBHLO 200 μA A or B port; VCC(A) = VCC(B) = 1.95 V 7
bus hold LOW overdrive current IBHLO 300 μA A or B port; VCC(A) = VCC(B) = 2.7 V 7
bus hold LOW overdrive current IBHLO 500 μA A or B port; VCC(A) = VCC(B) = 3.6 V 7
bus hold HIGH overdrive current IBHHO -125 μA A or B port; VCC(A) = VCC(B) = 1.6 V 7
bus hold HIGH overdrive current IBHHO -200 μA A or B port; VCC(A) = VCC(B) = 1.95 V 7
bus hold HIGH overdrive current IBHHO -300 μA A or B port; VCC(A) = VCC(B) = 2.7 V 7
bus hold HIGH overdrive current IBHHO -500 μA A or B port; VCC(A) = VCC(B) = 3.6 V 7
OFF-state output current IOZ -7.5 7.5 μA A or B port; VO = 0 V or VCCO; VCC(A) = VCC(B) = 0.8 to 3.6 V; -40 °C to +125 °C 7
power-off leakage current (A port) IOFF -35 35 μA A port; VI or VO = 0 V to 3.6 V; VCC(A) = 0 V; VCC(B) = 0.8 V to 3.6 V; -40 °C to +125 °C 7
power-off leakage current (B port) IOFF -35 35 μA B port; VI or VO = 0 V to 3.6 V; VCC(B) = 0 V; VCC(A) = 0.8 V to 3.6 V; -40 °C to +125 °C 7
supply current (ICC(A) + ICC(B)) ICC 23 μA A plus B port; IO = 0 A; VI = 0 V or VCCI; VCC(A) = 0.8 V to 3.6 V; VCC(B) = 0.8 V to 3.6 V; -40 °C to +125 °C 7
Ptot derating above 99 °C (SOT765-1, VSSOP8) Ptot 4.9 mW/K Derates linearly above 99 °C; SOT765-1 (VSSOP8) package 4

CAD (KiCad official)

  • Symbol: 74AVCH2T45DC
  • Footprint: Package_SO:VSSOP-8_2.3x2mm_P0.5mm
  • 3D model: VSSOP-8-0.5mm (KiCad packages3D, STEP)
  • 3D model files: 74avch2t45dc-etched.step / 74avch2t45dc-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 74avch2t45dc.step / 74avch2t45dc.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Nexperia datasheet (21 pp, sha256 077c55a83b7c5355, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF