component
74AVC8T245PW
Public Made by Adomby adom
Nexperia Translators / Level Shifters, TSSOP-24. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 4d ago |
| viewers | 4d ago |
| 74avc8t245pw-etched.glb | 4d ago |
| 74avc8t245pw-etched.step | 4d ago |
| 74avc8t245pw-hero.glb | 4d ago |
| 74avc8t245pw-hero.overlay.json | 4d ago |
| 74avc8t245pw.glb | 4d ago |
| 74avc8t245pw.kicad_mod | 4d ago |
| 74avc8t245pw.kicad_sym | 4d ago |
| 74avc8t245pw.lbr | 4d ago |
| 74avc8t245pw.step | 4d ago |
| package.json | 4d ago |
| page.json | 4d ago |
| README.md | 4d ago |
74AVC8T245PW
Nexperia · Translators / Level Shifters · TSSOP-24
74AVC8T245PW from Nexperia, in a TSSOP-24. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VCC(A) | power_in | Supply voltage A (0.8 V to 3.6 V); An, OE and DIR inputs are referenced to VCC(A). |
| 2 | DIR | input | Direction control referenced to VCC(A): HIGH transmits An to Bn, LOW transmits Bn to An. |
| 3 | A1 | bidirectional | Data input or output A1, referenced to VCC(A). |
| 4 | A2 | bidirectional | Data input or output A2, referenced to VCC(A). |
| 5 | A3 | bidirectional | Data input or output A3, referenced to VCC(A). |
| 6 | A4 | bidirectional | Data input or output A4, referenced to VCC(A). |
| 7 | A5 | bidirectional | Data input or output A5, referenced to VCC(A). |
| 8 | A6 | bidirectional | Data input or output A6, referenced to VCC(A). |
| 9 | A7 | bidirectional | Data input or output A7, referenced to VCC(A). |
| 10 | A8 | bidirectional | Data input or output A8, referenced to VCC(A). |
| 11 | GND | power_in | Ground (0 V); all GND pins must be connected to ground. |
| 12 | GND | power_in | Ground (0 V); all GND pins must be connected to ground. |
| 13 | GND | power_in | Ground (0 V); all GND pins must be connected to ground. |
| 14 | B8 | bidirectional | Data input or output B8, referenced to VCC(B). |
| 15 | B7 | bidirectional | Data input or output B7, referenced to VCC(B). |
| 16 | B6 | bidirectional | Data input or output B6, referenced to VCC(B). |
| 17 | B5 | bidirectional | Data input or output B5, referenced to VCC(B). |
| 18 | B4 | bidirectional | Data input or output B4, referenced to VCC(B). |
| 19 | B3 | bidirectional | Data input or output B3, referenced to VCC(B). |
| 20 | B2 | bidirectional | Data input or output B2, referenced to VCC(B). |
| 21 | B1 | bidirectional | Data input or output B1, referenced to VCC(B). |
| 22 | OE | input | Output enable input, active LOW, referenced to VCC(A); HIGH puts An and Bn in high-impedance state. |
| 23 | VCC(B) | power_in | Supply voltage B (0.8 V to 3.6 V); Bn inputs are referenced to VCC(B). |
| 24 | VCC(B) | power_in | Supply voltage B (0.8 V to 3.6 V); Bn inputs are referenced to VCC(B). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Nexperia |
| Package | TSSOP-24 |
| Category | Logic ICs |
| Pins | 24 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply voltage A | VCC(A) | -0.5 | 4.6 | V | 5 | ||
| Supply voltage B | VCC(B) | -0.5 | 4.6 | V | 5 | ||
| Input clamping current | IIK | -50 | mA | VI < 0 V | 5 | ||
| Input voltage | VI | -0.5 | 4.6 | V | 5 | ||
| Output clamping current | IOK | -50 | mA | VO < 0 V | 5 | ||
| Output voltage, active mode | VO | -0.5 | V | Active mode; max is VCCO + 0.5 V | 5 | ||
| Output voltage, suspend or 3-state mode | VO | -0.5 | 4.6 | V | Suspend or 3-state mode | 5 | |
| Output current | IO | -50 | 50 | mA | VO = 0 V to VCC | 5 | |
| Supply current | ICC | 100 | mA | per VCC(A) or VCC(B) pin | 5 | ||
| Ground current | IGND | -100 | mA | per GND pin | 5 | ||
| Storage temperature | Tstg | -65 | 150 | °C | 5 | ||
| Total power dissipation, SOT355-1 (TSSOP24) | Ptot | 500 | mW | Tamb = -40 °C to +125 °C; derates linearly with 12.4 mW/K above 110 °C | 5 | ||
| Supply voltage A | VCC(A) | 0.8 | 3.6 | V | 5 | ||
| Supply voltage B | VCC(B) | 0.8 | 3.6 | V | 5 | ||
| Input voltage | VI | 0 | 3.6 | V | 5 | ||
| Output voltage, active mode | VO | 0 | V | Active mode; max is VCCO | 5 | ||
| Output voltage, suspend or 3-state mode | VO | 0 | 3.6 | V | Suspend or 3-state mode | 5 | |
| Ambient temperature | Tamb | -40 | 125 | °C | 5 | ||
| Input transition rise and fall rate | Δt/ΔV | 5 | ns/V | VCCI = 0.8 V to 3.6 V | 5 | ||
| HIGH-level input voltage, data input | VIH | 1.6 | V | VCCI = 2.3 V to 2.7 V; -40 °C to +125 °C | 6 | ||
| HIGH-level input voltage, data input | VIH | 2 | V | VCCI = 3.0 V to 3.6 V; -40 °C to +125 °C | 6 | ||
| LOW-level input voltage, data input | VIL | 0.7 | V | VCCI = 2.3 V to 2.7 V; -40 °C to +125 °C | 7 | ||
| LOW-level input voltage, data input | VIL | 0.8 | V | VCCI = 3.0 V to 3.6 V; -40 °C to +125 °C | 7 | ||
| HIGH-level output voltage | VOH | 0.85 | V | VI = VIH or VIL; IO = -3 mA; VCC(A) = VCC(B) = 1.1 V | 7 | ||
| HIGH-level output voltage | VOH | 1.05 | V | VI = VIH or VIL; IO = -6 mA; VCC(A) = VCC(B) = 1.4 V | 7 | ||
| HIGH-level output voltage | VOH | 1.2 | V | VI = VIH or VIL; IO = -8 mA; VCC(A) = VCC(B) = 1.65 V | 7 | ||
| HIGH-level output voltage | VOH | 1.75 | V | VI = VIH or VIL; IO = -9 mA; VCC(A) = VCC(B) = 2.3 V | 7 | ||
| HIGH-level output voltage | VOH | 2.3 | V | VI = VIH or VIL; IO = -12 mA; VCC(A) = VCC(B) = 3.0 V | 7 | ||
| LOW-level output voltage | VOL | 0.1 | V | VI = VIH or VIL; IO = 100 μA; VCC(A) = VCC(B) = 0.8 V to 3.6 V | 7 | ||
| LOW-level output voltage | VOL | 0.25 | V | VI = VIH or VIL; IO = 3 mA; VCC(A) = VCC(B) = 1.1 V | 7 | ||
| LOW-level output voltage | VOL | 0.35 | V | VI = VIH or VIL; IO = 6 mA; VCC(A) = VCC(B) = 1.4 V | 7 | ||
| LOW-level output voltage | VOL | 0.45 | V | VI = VIH or VIL; IO = 8 mA; VCC(A) = VCC(B) = 1.65 V | 7 | ||
| LOW-level output voltage | VOL | 0.55 | V | VI = VIH or VIL; IO = 9 mA; VCC(A) = VCC(B) = 2.3 V | 7 | ||
| LOW-level output voltage | VOL | 0.7 | V | VI = VIH or VIL; IO = 12 mA; VCC(A) = VCC(B) = 3.0 V | 7 | ||
| Input leakage current | II | -5 | 5 | μA | DIR, OE input; VI = 0 V or 3.6 V; VCC(A) = VCC(B) = 0.8 V to 3.6 V; -40 °C to +125 °C | 7 | |
| OFF-state output current | IOZ | -30 | 30 | μA | A or B port; VO = 0 V or VCCO; VCC(A) = VCC(B) = 3.6 V; -40 °C to +125 °C | 7 | |
| OFF-state output current, suspend mode A port | IOZ | -30 | 30 | μA | VO = 0 V or VCCO; VCC(A) = 3.6 V; VCC(B) = 0 V; -40 °C to +125 °C | 7 | |
| OFF-state output current, suspend mode B port | IOZ | -30 | 30 | μA | VO = 0 V or VCCO; VCC(A) = 0 V; VCC(B) = 3.6 V; -40 °C to +125 °C | 7 | |
| Power-off leakage current, A port | IOFF | -30 | 30 | μA | VI or VO = 0 V to 3.6 V; VCC(A) = 0 V; VCC(B) = 0.8 V to 3.6 V; -40 °C to +125 °C | 8 | |
| Power-off leakage current, B port | IOFF | -30 | 30 | μA | VI or VO = 0 V to 3.6 V; VCC(B) = 0 V; VCC(A) = 0.8 V to 3.6 V; -40 °C to +125 °C | 8 | |
| Supply current A port | ICC(A) | 55 | μA | VI = 0 V or VCCI; IO = 0 A; VCC(A) = 0.8 V to 3.6 V; VCC(B) = 0.8 V to 3.6 V; -40 °C to +125 °C | 8 | ||
| Supply current A port | ICC(A) | 50 | μA | VI = 0 V or VCCI; IO = 0 A; VCC(A) = 1.1 V to 3.6 V; VCC(B) = 1.1 V to 3.6 V; -40 °C to +125 °C | 8 | ||
| Supply current A port | ICC(A) | -12 | μA | VI = 0 V or VCCI; IO = 0 A; VCC(A) = 0 V; VCC(B) = 3.6 V; -40 °C to +125 °C | 8 | ||
| Supply current B port | ICC(B) | 55 | μA | VI = 0 V or VCCI; IO = 0 A; VCC(A) = 0.8 V to 3.6 V; VCC(B) = 0.8 V to 3.6 V; -40 °C to +125 °C | 8 | ||
| Supply current B port | ICC(B) | 50 | μA | VI = 0 V or VCCI; IO = 0 A; VCC(A) = 1.1 V to 3.6 V; VCC(B) = 1.1 V to 3.6 V; -40 °C to +125 °C | 8 | ||
| Supply current B port | ICC(B) | -12 | μA | VI = 0 V or VCCI; IO = 0 A; VCC(A) = 3.6 V; VCC(B) = 0 V; -40 °C to +125 °C | 8 | ||
| Total supply current A plus B port | ICC | 70 | μA | ICC(A) + ICC(B); IO = 0 A; VI = 0 V or VCCI; VCC(A) = 0.8 V to 3.6 V; VCC(B) = 0.8 V to 3.6 V; -40 °C to +125 °C | 8 | ||
| Total supply current A plus B port | ICC | 65 | μA | ICC(A) + ICC(B); IO = 0 A; VI = 0 V or VCCI; VCC(A) = 1.1 V to 3.6 V; VCC(B) = 1.1 V to 3.6 V; -40 °C to +125 °C | 8 | ||
| Input capacitance | CI | 1.5 | pF | DIR, OE input; VI = 0 V or 3.3 V; VCC(A) = VCC(B) = 3.3 V; Tamb = 25 °C | 6 | ||
| Input/output capacitance | CI/O | 4.3 | pF | A and B port; VO = 3.3 V or 0 V; VCC(A) = VCC(B) = 3.3 V; Tamb = 25 °C | 6 | ||
| Propagation delay An to Bn | tpd | 0.5 | 9.9 | ns | VCC(A) = 1.1 V to 1.3 V; VCC(B) = 1.2 V ± 0.1 V; -40 °C to +125 °C | 12 | |
| Propagation delay An to Bn | tpd | 0.5 | 3 | ns | VCC(A) = 3.0 V to 3.6 V; VCC(B) = 3.3 V ± 0.3 V; -40 °C to +125 °C | 12 | |
| Propagation delay Bn to An | tpd | 0.5 | 3 | ns | VCC(A) = 3.0 V to 3.6 V; VCC(B) = 3.3 V ± 0.3 V; -40 °C to +125 °C | 12 |
CAD (KiCad official)
- Symbol:
74AVC8T245PW - Footprint:
Package_SO:TSSOP-24_4.4x7.8mm_P0.65mm - 3D model: TSSOP-24 (KiCad packages3D, STEP)
- 3D model files:
74avc8t245pw-etched.step/74avc8t245pw-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);74avc8t245pw.step/74avc8t245pw.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Nexperia datasheet (24 pp, sha256
bd92915726510714, retrieved 2026-10-26, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).