component

74AUP2G132DC

Public Made by Adom

by adom

Nexperia Logic Gates, VSSOP-8-0.5mm. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogic74aup2g132dcfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 2h ago
viewers 74aup2g132dc: viewers · Ray 2h ago
74aup2g132dc-etched.glb 74aup2g132dc: factory component page (tier=lcsc) · Ray 2h ago
74aup2g132dc-etched.step 74aup2g132dc: factory component page (tier=lcsc) · Ray 2h ago
74aup2g132dc-hero.glb 74aup2g132dc: hero GLB from the etched model (keeps the MPN mark) · Ray 2h ago
74aup2g132dc-hero.overlay.json Publish 0.1.0 · Ray 2h ago
74aup2g132dc.glb Publish 0.1.0 · Ray 2h ago
74aup2g132dc.kicad_mod Publish 0.1.0 · Ray 2h ago
74aup2g132dc.kicad_sym Publish 0.1.0 · Ray 2h ago
74aup2g132dc.lbr Publish 0.1.0 · Ray 2h ago
74aup2g132dc.step Publish 0.1.0 · Ray 2h ago
package.json Publish 0.1.0 · Ray 2h ago
page.json Set visibility: public · Ray 2h ago
README.md Publish 0.1.0 · Ray 2h ago

74AUP2G132DC

Nexperia · Logic Gates · VSSOP-8-0.5mm

74AUP2G132DC from Nexperia, in a VSSOP-8-0.5mm. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Data input 1A of the first NAND Schmitt-trigger gate; the input is overvoltage tolerant to 3.6 V and the recommended input voltage range is 0 V to 3.6 V.
2 1B input Data input 1B of the first NAND Schmitt-trigger gate; the input is overvoltage tolerant to 3.6 V and the recommended input voltage range is 0 V to 3.6 V.
3 2Y output Data output of the second NAND gate; in active mode the output voltage range is 0 V to VCC, and the IOFF circuitry disables the output when the device is powered down.
4 GND power_in Ground (0 V) reference for all device voltages.
5 2A input Data input 2A of the second NAND Schmitt-trigger gate; the input is overvoltage tolerant to 3.6 V and the recommended input voltage range is 0 V to 3.6 V.
6 2B input Data input 2B of the second NAND Schmitt-trigger gate; the input is overvoltage tolerant to 3.6 V and the recommended input voltage range is 0 V to 3.6 V.
7 1Y output Data output of the first NAND gate; in active mode the output voltage range is 0 V to VCC, and the IOFF circuitry disables the output when the device is powered down.
8 VCC power_in Supply voltage, recommended range 0.8 V to 3.6 V.

Key specifications

Parameter Value
Manufacturer Nexperia
Package VSSOP-8-0.5mm
Category Logic
Pins 8

CAD (KiCad official)

  • Symbol: 74AUP2G132DC
  • Footprint: Package_SO:VSSOP-8_2.3x2mm_P0.5mm
  • 3D model: VSSOP-8-0.5mm (KiCad packages3D, STEP)
  • 3D model files: 74aup2g132dc-etched.step / 74aup2g132dc-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 74aup2g132dc.step / 74aup2g132dc.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Nexperia datasheet (21 pp, sha256 eca83df456d40cd2, retrieved 2026-10-09, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF