component

74ALVC74PW

Public Made by Adom

by adom

Nexperia Flip Flops, TSSOP-14. Datasheet-verified pinout, KiCad symbol/footprint/3D.

componentlogic74alvc74pw
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

Datasheet

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

74ALVC74PW

Nexperia · Flip Flops · TSSOP-14

74ALVC74PW from Nexperia, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1RD input Flip-flop 1 asynchronous reset-direct input (active-LOW). Drives 1Q LOW / 1Q-bar HIGH when asserted.
2 1D input Flip-flop 1 data input. Captured on the LOW-to-HIGH transition of 1CP and appears at 1Q.
3 1CP input Flip-flop 1 clock input, positive-edge-triggered (LOW-to-HIGH transition). Schmitt-trigger action tolerates slow rise/fall times.
4 1SD input Flip-flop 1 asynchronous set-direct input (active-LOW). Drives 1Q HIGH / 1Q-bar LOW when asserted.
5 1Q output Flip-flop 1 true output. Reflects the stored data state.
6 1Q_N output Flip-flop 1 complement output (Q-bar). Inverse of 1Q.
7 GND power_in Ground reference (0 V).
8 2Q_N output Flip-flop 2 complement output (Q-bar). Inverse of 2Q.
9 2Q output Flip-flop 2 true output. Reflects the stored data state.
10 2SD input Flip-flop 2 asynchronous set-direct input (active-LOW). Drives 2Q HIGH / 2Q-bar LOW when asserted.
11 2CP input Flip-flop 2 clock input, positive-edge-triggered (LOW-to-HIGH transition). Schmitt-trigger action tolerates slow rise/fall times.
12 2D input Flip-flop 2 data input. Captured on the LOW-to-HIGH transition of 2CP and appears at 2Q.
13 2RD input Flip-flop 2 asynchronous reset-direct input (active-LOW). Drives 2Q LOW / 2Q-bar HIGH when asserted.
14 VCC power_in Positive supply voltage, 1.65 V to 3.6 V (absolute max 4.6 V).

Key specifications

Parameter Value
Manufacturer Nexperia
Package TSSOP-14
Category Logic
Pins 14

Ordering variants

Same part, different packaging or reel option.

  • 74ALVC74PW
  • 74ALVC74PWD
  • 74ALVC74PWBQ

CAD (KiCad official)

  • Symbol: 74ALVC74PW
  • Footprint: Package_SO:TSSOP-14_4.4x5mm_P0.65mm
  • 3D model: TSSOP-14 (KiCad packages3D, STEP)
  • 3D model files: 74alvc74pw-etched.step / 74alvc74pw-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 74alvc74pw.step / 74alvc74pw.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Nexperia datasheet (15 pp, sha256 d91104c195967883, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF