component
74ALVC74D
Public Made by Adomby adom
Nexperia Flip Flops, SO-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
74ALVC74D
Nexperia · Flip Flops · SO-14
74ALVC74D from Nexperia, in a SO-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | 1RD | input | Asynchronous reset-direct input for flip-flop 1, active-LOW. |
| 2 | 1D | input | Data input for flip-flop 1, stored on the LOW-to-HIGH clock transition when set-up and hold times are met. |
| 3 | 1CP | input | Clock input for flip-flop 1, LOW-to-HIGH edge-triggered. |
| 4 | 1SD | input | Asynchronous set-direct input for flip-flop 1, active-LOW. |
| 5 | 1Q | output | True flip-flop output for flip-flop 1. |
| 6 | 1Q | output | Complement flip-flop output for flip-flop 1 (overbar lost in extracted text). |
| 7 | GND | power_in | Ground (0 V) reference for the device. |
| 8 | 2Q | output | Complement flip-flop output for flip-flop 2 (overbar lost in extracted text). |
| 9 | 2Q | output | True flip-flop output for flip-flop 2. |
| 10 | 2SD | input | Asynchronous set-direct input for flip-flop 2, active-LOW. |
| 11 | 2CP | input | Clock input for flip-flop 2, LOW-to-HIGH edge-triggered. |
| 12 | 2D | input | Data input for flip-flop 2, stored on the LOW-to-HIGH clock transition when set-up and hold times are met. |
| 13 | 2RD | input | Asynchronous reset-direct input for flip-flop 2, active-LOW. |
| 14 | VCC | power_in | Supply voltage; recommended operating range is 1.65 V to 3.6 V (Table 5, page 4). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Nexperia |
| Package | SO-14 |
| Category | Logic ICs |
| Pins | 14 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| supply voltage | VCC | -0.5 | 4.6 | V | 4 | ||
| input voltage | VI | -0.5 | 4.6 | V | 4 | ||
| output voltage (power-down) | VO | -0.5 | 4.6 | V | Power-down mode; VCC = 0 V | 4 | |
| input clamping current | IIK | -50 | mA | VI < 0 V | 4 | ||
| output clamping current | IOK | -50 | 50 | mA | VO > VCC or VO < 0 V | 4 | |
| output current | IO | -50 | 50 | mA | VO = 0 V to VCC | 4 | |
| supply current | ICC | 100 | mA | 4 | |||
| ground current | IGND | -100 | mA | 4 | |||
| storage temperature | Tstg | -65 | 150 | °C | 4 | ||
| total power dissipation | Ptot | 500 | mW | Tamb = -40 °C to +125 °C | 4 | ||
| supply voltage | VCC | 1.65 | 3.6 | V | 4 | ||
| input voltage | VI | 0 | 3.6 | V | 4 | ||
| ambient temperature in free air | Tamb | -40 | 125 | °C | 4 | ||
| input transition rise and fall rate | Δt/ΔV | 0 | 20 | ns/V | VCC = 1.65 V to 2.7 V | 4 | |
| input transition rise and fall rate | Δt/ΔV | 0 | 10 | ns/V | VCC = 2.7 V to 3.6 V | 4 | |
| HIGH-level input voltage | VIH | 1.7 | V | VCC = 2.3 V to 2.7 V; -40 °C to +125 °C | 5 | ||
| HIGH-level input voltage | VIH | 2 | V | VCC = 2.7 V to 3.6 V; -40 °C to +125 °C | 5 | ||
| LOW-level input voltage | VIL | 0.7 | V | VCC = 2.3 V to 2.7 V; -40 °C to +125 °C | 5 | ||
| LOW-level input voltage | VIL | 0.8 | V | VCC = 2.7 V to 3.6 V; -40 °C to +125 °C | 5 | ||
| HIGH-level output voltage | VOH | 1.25 | 1.51 | V | VCC = 1.65 V; IO = -6 mA; -40 °C to +125 °C | 5 | |
| HIGH-level output voltage | VOH | 1.8 | 2.1 | V | VCC = 2.3 V; IO = -12 mA; -40 °C to +125 °C | 5 | |
| HIGH-level output voltage | VOH | 1.7 | 2.01 | V | VCC = 2.3 V; IO = -18 mA; -40 °C to +125 °C | 5 | |
| HIGH-level output voltage | VOH | 2.2 | 2.53 | V | VCC = 2.7 V; IO = -12 mA; -40 °C to +125 °C | 5 | |
| HIGH-level output voltage | VOH | 2.4 | 2.76 | V | VCC = 3.0 V; IO = -18 mA; -40 °C to +125 °C | 5 | |
| HIGH-level output voltage | VOH | 2.2 | 2.68 | V | VCC = 3.0 V; IO = -24 mA; -40 °C to +125 °C | 5 | |
| LOW-level output voltage | VOL | 0.2 | V | VCC = 1.65 V to 3.6 V; IO = 100 µA; -40 °C to +125 °C | 5 | ||
| LOW-level output voltage | VOL | 0.11 | 0.3 | V | VCC = 1.65 V; IO = 6 mA; -40 °C to +125 °C | 5 | |
| LOW-level output voltage | VOL | 0.17 | 0.4 | V | VCC = 2.3 V; IO = 12 mA; -40 °C to +125 °C | 5 | |
| LOW-level output voltage | VOL | 0.25 | 0.6 | V | VCC = 2.3 V; IO = 18 mA; -40 °C to +125 °C | 5 | |
| LOW-level output voltage | VOL | 0.16 | 0.4 | V | VCC = 2.7 V; IO = 12 mA; -40 °C to +125 °C | 5 | |
| LOW-level output voltage | VOL | 0.23 | 0.45 | V | VCC = 3.0 V; IO = 18 mA; -40 °C to +125 °C | 5 | |
| LOW-level output voltage | VOL | 0.3 | 0.55 | V | VCC = 3.0 V; IO = 24 mA; -40 °C to +125 °C | 5 | |
| input leakage current | II | -20 | 20 | µA | VCC = 3.6 V; VI = VCC or GND; -40 °C to +125 °C | 5 | |
| power-off leakage current | IOFF | -80 | 80 | µA | VCC = GND; VI or VO = 3.6 V; -40 °C to +125 °C | 5 | |
| supply current | ICC | 0.2 | 80 | µA | VCC = 3.6 V; VI = VCC or GND; IO = 0 A; -40 °C to +125 °C | 5 | |
| additional supply current | ΔICC | 5 | 750 | µA | VCC = 3.0 V to 3.6 V; VI = VCC, 0.6 V; IO = 0 A; -40 °C to +125 °C | 5 | |
| propagation delay nCP to nQ, nQ | tpd | 1 | 3.7 | 7.1 | ns | VCC = 1.65 to 1.95 V; -40 °C to +125 °C; see Fig. 5 | 6 |
| propagation delay nCP to nQ, nQ | tpd | 1 | 2.6 | 4.8 | ns | VCC = 2.3 to 2.7 V; -40 °C to +125 °C; see Fig. 5 | 6 |
| propagation delay nCP to nQ, nQ | tpd | 1 | 2.8 | 4.8 | ns | VCC = 2.7 V; -40 °C to +125 °C; see Fig. 5 | 6 |
| propagation delay nCP to nQ, nQ | tpd | 1 | 2.7 | 4.4 | ns | VCC = 3.0 V to 3.6 V; -40 °C to +125 °C; see Fig. 5 | 6 |
| propagation delay nSD to nQ, nQ | tpd | 1 | 3.4 | 6.2 | ns | VCC = 1.65 to 1.95 V; -40 °C to +125 °C; see Fig. 6 | 6 |
| propagation delay nSD to nQ, nQ | tpd | 1 | 2.4 | 4.4 | ns | VCC = 2.3 to 2.7 V; -40 °C to +125 °C; see Fig. 6 | 6 |
| propagation delay nSD to nQ, nQ | tpd | 1 | 3.2 | 4.8 | ns | VCC = 2.7 V; -40 °C to +125 °C; see Fig. 6 | 6 |
| propagation delay nSD to nQ, nQ | tpd | 1 | 2.3 | 4 | ns | VCC = 3.0 V to 3.6 V; -40 °C to +125 °C; see Fig. 6 | 6 |
| propagation delay nRD to nQ, nQ | tpd | 1 | 3.5 | 6.2 | ns | VCC = 1.65 to 1.95 V; -40 °C to +125 °C; see Fig. 6 | 6 |
| propagation delay nRD to nQ, nQ | tpd | 1 | 2.5 | 4.4 | ns | VCC = 2.3 to 2.7 V; -40 °C to +125 °C; see Fig. 6 | 6 |
| propagation delay nRD to nQ, nQ | tpd | 1 | 3.1 | 4.8 | ns | VCC = 2.7 V; -40 °C to +125 °C; see Fig. 6 | 6 |
| propagation delay nRD to nQ, nQ | tpd | 1 | 2.3 | 4 | ns | VCC = 3.0 V to 3.6 V; -40 °C to +125 °C; see Fig. 6 | 6 |
| set-up time nD to nCP | tsu | 1.2 | 0.6 | ns | VCC = 1.65 to 1.95 V; -40 °C to +125 °C; see Fig. 5 | 6 | |
| set-up time nD to nCP | tsu | 1.2 | 0.8 | ns | VCC = 2.3 to 2.7 V; -40 °C to +125 °C; see Fig. 5 | 6 | |
| set-up time nD to nCP | tsu | 0.9 | 0.5 | ns | VCC = 2.7 V; -40 °C to +125 °C; see Fig. 5 | 6 | |
| set-up time nD to nCP | tsu | 0.8 | 0.4 | ns | VCC = 3.0 V to 3.6 V; -40 °C to +125 °C; see Fig. 5 | 6 | |
| hold time nD to nCP | th | 0.6 | -0.4 | ns | VCC = 1.65 to 1.95 V; -40 °C to +125 °C; see Fig. 5 | 7 | |
| hold time nD to nCP | th | 0.6 | -0.3 | ns | VCC = 2.3 to 2.7 V; -40 °C to +125 °C; see Fig. 5 | 7 | |
| hold time nD to nCP | th | 0.7 | -0.4 | ns | VCC = 2.7 V; -40 °C to +125 °C; see Fig. 5 | 7 | |
| hold time nD to nCP | th | 0.8 | -0.1 | ns | VCC = 3.0 V to 3.6 V; -40 °C to +125 °C; see Fig. 5 | 7 | |
| maximum frequency nCP | fmax | 150 | 275 | MHz | VCC = 1.65 to 1.95 V; -40 °C to +125 °C; see Fig. 5 | 7 | |
| maximum frequency nCP | fmax | 200 | 325 | MHz | VCC = 2.3 to 2.7 V; -40 °C to +125 °C; see Fig. 5 | 7 | |
| maximum frequency nCP | fmax | 250 | 375 | MHz | VCC = 2.7 V; -40 °C to +125 °C; see Fig. 5 | 7 | |
| maximum frequency nCP | fmax | 300 | 425 | MHz | VCC = 3.0 V to 3.6 V; -40 °C to +125 °C; see Fig. 5 | 7 |
CAD (KiCad official)
- Symbol:
74ALVC74D - Footprint:
Adom_Gen:Nexperia_74 - 3D model: SO-14 (KiCad packages3D, STEP)
- 3D model files:
74alvc74d-etched.step/74alvc74d-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);74alvc74d.step/74alvc74d.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Nexperia datasheet (15 pp, sha256
d91104c195967883, retrieved 2026-10-17, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).
# 74ALVC74D
**Nexperia** · Flip Flops · SO-14
74ALVC74D from Nexperia, in a SO-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
## Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | 1RD | input | Asynchronous reset-direct input for flip-flop 1, active-LOW. |
| 2 | 1D | input | Data input for flip-flop 1, stored on the LOW-to-HIGH clock transition when set-up and hold times are met. |
| 3 | 1CP | input | Clock input for flip-flop 1, LOW-to-HIGH edge-triggered. |
| 4 | 1SD | input | Asynchronous set-direct input for flip-flop 1, active-LOW. |
| 5 | 1Q | output | True flip-flop output for flip-flop 1. |
| 6 | 1Q | output | Complement flip-flop output for flip-flop 1 (overbar lost in extracted text). |
| 7 | GND | power_in | Ground (0 V) reference for the device. |
| 8 | 2Q | output | Complement flip-flop output for flip-flop 2 (overbar lost in extracted text). |
| 9 | 2Q | output | True flip-flop output for flip-flop 2. |
| 10 | 2SD | input | Asynchronous set-direct input for flip-flop 2, active-LOW. |
| 11 | 2CP | input | Clock input for flip-flop 2, LOW-to-HIGH edge-triggered. |
| 12 | 2D | input | Data input for flip-flop 2, stored on the LOW-to-HIGH clock transition when set-up and hold times are met. |
| 13 | 2RD | input | Asynchronous reset-direct input for flip-flop 2, active-LOW. |
| 14 | VCC | power_in | Supply voltage; recommended operating range is 1.65 V to 3.6 V (Table 5, page 4). |
## Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Nexperia |
| Package | SO-14 |
| Category | Logic ICs |
| Pins | 14 |
## Electrical characteristics
Limits as printed in the datasheet (page.json `metadata.characteristics` carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| supply voltage | VCC | -0.5 | | 4.6 | V | | 4 |
| input voltage | VI | -0.5 | | 4.6 | V | | 4 |
| output voltage (power-down) | VO | -0.5 | | 4.6 | V | Power-down mode; VCC = 0 V | 4 |
| input clamping current | IIK | -50 | | | mA | VI < 0 V | 4 |
| output clamping current | IOK | -50 | | 50 | mA | VO > VCC or VO < 0 V | 4 |
| output current | IO | -50 | | 50 | mA | VO = 0 V to VCC | 4 |
| supply current | ICC | | | 100 | mA | | 4 |
| ground current | IGND | -100 | | | mA | | 4 |
| storage temperature | Tstg | -65 | | 150 | °C | | 4 |
| total power dissipation | Ptot | | | 500 | mW | Tamb = -40 °C to +125 °C | 4 |
| supply voltage | VCC | 1.65 | | 3.6 | V | | 4 |
| input voltage | VI | 0 | | 3.6 | V | | 4 |
| ambient temperature in free air | Tamb | -40 | | 125 | °C | | 4 |
| input transition rise and fall rate | Δt/ΔV | 0 | | 20 | ns/V | VCC = 1.65 V to 2.7 V | 4 |
| input transition rise and fall rate | Δt/ΔV | 0 | | 10 | ns/V | VCC = 2.7 V to 3.6 V | 4 |
| HIGH-level input voltage | VIH | 1.7 | | | V | VCC = 2.3 V to 2.7 V; -40 °C to +125 °C | 5 |
| HIGH-level input voltage | VIH | 2 | | | V | VCC = 2.7 V to 3.6 V; -40 °C to +125 °C | 5 |
| LOW-level input voltage | VIL | | | 0.7 | V | VCC = 2.3 V to 2.7 V; -40 °C to +125 °C | 5 |
| LOW-level input voltage | VIL | | | 0.8 | V | VCC = 2.7 V to 3.6 V; -40 °C to +125 °C | 5 |
| HIGH-level output voltage | VOH | 1.25 | 1.51 | | V | VCC = 1.65 V; IO = -6 mA; -40 °C to +125 °C | 5 |
| HIGH-level output voltage | VOH | 1.8 | 2.1 | | V | VCC = 2.3 V; IO = -12 mA; -40 °C to +125 °C | 5 |
| HIGH-level output voltage | VOH | 1.7 | 2.01 | | V | VCC = 2.3 V; IO = -18 mA; -40 °C to +125 °C | 5 |
| HIGH-level output voltage | VOH | 2.2 | 2.53 | | V | VCC = 2.7 V; IO = -12 mA; -40 °C to +125 °C | 5 |
| HIGH-level output voltage | VOH | 2.4 | 2.76 | | V | VCC = 3.0 V; IO = -18 mA; -40 °C to +125 °C | 5 |
| HIGH-level output voltage | VOH | 2.2 | 2.68 | | V | VCC = 3.0 V; IO = -24 mA; -40 °C to +125 °C | 5 |
| LOW-level output voltage | VOL | | | 0.2 | V | VCC = 1.65 V to 3.6 V; IO = 100 µA; -40 °C to +125 °C | 5 |
| LOW-level output voltage | VOL | | 0.11 | 0.3 | V | VCC = 1.65 V; IO = 6 mA; -40 °C to +125 °C | 5 |
| LOW-level output voltage | VOL | | 0.17 | 0.4 | V | VCC = 2.3 V; IO = 12 mA; -40 °C to +125 °C | 5 |
| LOW-level output voltage | VOL | | 0.25 | 0.6 | V | VCC = 2.3 V; IO = 18 mA; -40 °C to +125 °C | 5 |
| LOW-level output voltage | VOL | | 0.16 | 0.4 | V | VCC = 2.7 V; IO = 12 mA; -40 °C to +125 °C | 5 |
| LOW-level output voltage | VOL | | 0.23 | 0.45 | V | VCC = 3.0 V; IO = 18 mA; -40 °C to +125 °C | 5 |
| LOW-level output voltage | VOL | | 0.3 | 0.55 | V | VCC = 3.0 V; IO = 24 mA; -40 °C to +125 °C | 5 |
| input leakage current | II | -20 | | 20 | µA | VCC = 3.6 V; VI = VCC or GND; -40 °C to +125 °C | 5 |
| power-off leakage current | IOFF | -80 | | 80 | µA | VCC = GND; VI or VO = 3.6 V; -40 °C to +125 °C | 5 |
| supply current | ICC | | 0.2 | 80 | µA | VCC = 3.6 V; VI = VCC or GND; IO = 0 A; -40 °C to +125 °C | 5 |
| additional supply current | ΔICC | | 5 | 750 | µA | VCC = 3.0 V to 3.6 V; VI = VCC, 0.6 V; IO = 0 A; -40 °C to +125 °C | 5 |
| propagation delay nCP to nQ, nQ | tpd | 1 | 3.7 | 7.1 | ns | VCC = 1.65 to 1.95 V; -40 °C to +125 °C; see Fig. 5 | 6 |
| propagation delay nCP to nQ, nQ | tpd | 1 | 2.6 | 4.8 | ns | VCC = 2.3 to 2.7 V; -40 °C to +125 °C; see Fig. 5 | 6 |
| propagation delay nCP to nQ, nQ | tpd | 1 | 2.8 | 4.8 | ns | VCC = 2.7 V; -40 °C to +125 °C; see Fig. 5 | 6 |
| propagation delay nCP to nQ, nQ | tpd | 1 | 2.7 | 4.4 | ns | VCC = 3.0 V to 3.6 V; -40 °C to +125 °C; see Fig. 5 | 6 |
| propagation delay nSD to nQ, nQ | tpd | 1 | 3.4 | 6.2 | ns | VCC = 1.65 to 1.95 V; -40 °C to +125 °C; see Fig. 6 | 6 |
| propagation delay nSD to nQ, nQ | tpd | 1 | 2.4 | 4.4 | ns | VCC = 2.3 to 2.7 V; -40 °C to +125 °C; see Fig. 6 | 6 |
| propagation delay nSD to nQ, nQ | tpd | 1 | 3.2 | 4.8 | ns | VCC = 2.7 V; -40 °C to +125 °C; see Fig. 6 | 6 |
| propagation delay nSD to nQ, nQ | tpd | 1 | 2.3 | 4 | ns | VCC = 3.0 V to 3.6 V; -40 °C to +125 °C; see Fig. 6 | 6 |
| propagation delay nRD to nQ, nQ | tpd | 1 | 3.5 | 6.2 | ns | VCC = 1.65 to 1.95 V; -40 °C to +125 °C; see Fig. 6 | 6 |
| propagation delay nRD to nQ, nQ | tpd | 1 | 2.5 | 4.4 | ns | VCC = 2.3 to 2.7 V; -40 °C to +125 °C; see Fig. 6 | 6 |
| propagation delay nRD to nQ, nQ | tpd | 1 | 3.1 | 4.8 | ns | VCC = 2.7 V; -40 °C to +125 °C; see Fig. 6 | 6 |
| propagation delay nRD to nQ, nQ | tpd | 1 | 2.3 | 4 | ns | VCC = 3.0 V to 3.6 V; -40 °C to +125 °C; see Fig. 6 | 6 |
| set-up time nD to nCP | tsu | 1.2 | 0.6 | | ns | VCC = 1.65 to 1.95 V; -40 °C to +125 °C; see Fig. 5 | 6 |
| set-up time nD to nCP | tsu | 1.2 | 0.8 | | ns | VCC = 2.3 to 2.7 V; -40 °C to +125 °C; see Fig. 5 | 6 |
| set-up time nD to nCP | tsu | 0.9 | 0.5 | | ns | VCC = 2.7 V; -40 °C to +125 °C; see Fig. 5 | 6 |
| set-up time nD to nCP | tsu | 0.8 | 0.4 | | ns | VCC = 3.0 V to 3.6 V; -40 °C to +125 °C; see Fig. 5 | 6 |
| hold time nD to nCP | th | 0.6 | -0.4 | | ns | VCC = 1.65 to 1.95 V; -40 °C to +125 °C; see Fig. 5 | 7 |
| hold time nD to nCP | th | 0.6 | -0.3 | | ns | VCC = 2.3 to 2.7 V; -40 °C to +125 °C; see Fig. 5 | 7 |
| hold time nD to nCP | th | 0.7 | -0.4 | | ns | VCC = 2.7 V; -40 °C to +125 °C; see Fig. 5 | 7 |
| hold time nD to nCP | th | 0.8 | -0.1 | | ns | VCC = 3.0 V to 3.6 V; -40 °C to +125 °C; see Fig. 5 | 7 |
| maximum frequency nCP | fmax | 150 | 275 | | MHz | VCC = 1.65 to 1.95 V; -40 °C to +125 °C; see Fig. 5 | 7 |
| maximum frequency nCP | fmax | 200 | 325 | | MHz | VCC = 2.3 to 2.7 V; -40 °C to +125 °C; see Fig. 5 | 7 |
| maximum frequency nCP | fmax | 250 | 375 | | MHz | VCC = 2.7 V; -40 °C to +125 °C; see Fig. 5 | 7 |
| maximum frequency nCP | fmax | 300 | 425 | | MHz | VCC = 3.0 V to 3.6 V; -40 °C to +125 °C; see Fig. 5 | 7 |
## CAD (KiCad official)
- Symbol: `74ALVC74D`
- Footprint: `Adom_Gen:Nexperia_74`
- 3D model: SO-14 (KiCad packages3D, STEP)
- 3D model files: `74alvc74d-etched.step` / `74alvc74d-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `74alvc74d.step` / `74alvc74d.glb` are the bare package body.
## Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- **Datasheet:** [Nexperia datasheet](https://assets.nexperia.com/documents/data-sheet/74ALVC74D.pdf) (15 pp, sha256 `d91104c195967883`, retrieved 2026-10-17, tier: manufacturer)
- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-5-5` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
- **CAD:** KiCad official libraries (CC-BY-SA 4.0).
[Datasheet PDF](docs/74alvc74d-datasheet.pdf)