component

74AHCT2G125DC

Public Made by Adom

by adom

Nexperia Buffers, Drivers, Receivers, Transceivers, VSSOP-8-0.5mm. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogic74ahct2g125dcfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 5d ago
viewers 74ahct2g125dc: viewers · Ray 5d ago
74ahct2g125dc-etched.glb Publish 0.1.0 · Ray 5d ago
74ahct2g125dc-etched.step 74ahct2g125dc: factory component page (tier=lcsc) · Ray 5d ago
74ahct2g125dc-hero.glb 74ahct2g125dc: hero GLB from the etched model (keeps the MPN mark) · Ray 5d ago
74ahct2g125dc-hero.overlay.json Publish 0.1.0 · Ray 5d ago
74ahct2g125dc.glb Publish 0.1.0 · Ray 5d ago
74ahct2g125dc.kicad_mod Publish 0.1.0 · Ray 5d ago
74ahct2g125dc.kicad_sym Publish 0.1.0 · Ray 5d ago
74ahct2g125dc.lbr Publish 0.1.0 · Ray 5d ago
74ahct2g125dc.step Publish 0.1.0 · Ray 5d ago
package.json Publish 0.1.0 · Ray 5d ago
page.json Set visibility: public · Ray 5d ago
README.md Publish 0.1.0 · Ray 5d ago

74AHCT2G125DC

Nexperia · Buffers, Drivers, Receivers, Transceivers · VSSOP-8-0.5mm

74AHCT2G125DC from Nexperia, in a VSSOP-8-0.5mm. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1OE input Output enable input for buffer 1, active LOW; when HIGH, output 1Y is forced to the high-impedance Z state.
2 1A input Data input for buffer 1; inputs are overvoltage tolerant to 5.5 V.
3 2Y tri_state Data output of buffer 2; follows 2A when 2OE is LOW and is high-impedance (Z) when 2OE is HIGH.
4 GND power_in Ground reference, 0 V.
5 2A input Data input for buffer 2; inputs are overvoltage tolerant to 5.5 V.
6 1Y tri_state Data output of buffer 1; follows 1A when 1OE is LOW and is high-impedance (Z) when 1OE is HIGH.
7 2OE input Output enable input for buffer 2, active LOW; when HIGH, output 2Y is forced to the high-impedance Z state.
8 VCC power_in Supply voltage: 2.0 V to 5.5 V for 74AHC2G125 and 4.5 V to 5.5 V for 74AHCT2G125 (Table 6).

Key specifications

Parameter Value
Manufacturer Nexperia
Package VSSOP-8-0.5mm
Category Logic
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage (absolute maximum) VCC -0.5 7 V 3
Input voltage (absolute maximum) VI -0.5 7 V 3
Input clamping current IIK -20 mA VI < -0.5 V 3
Output clamping current IOK -20 20 mA VO < -0.5 V or VO > VCC + 0.5 V 3
Output current IO -25 25 mA -0.5 V < VO < VCC + 0.5 V 3
Supply current ICC 75 mA 3
Ground current IGND -75 mA 3
Storage temperature Tstg -65 150 °C 3
Total power dissipation Ptot 250 mW Tamb = -40 °C to +125 °C 3
Supply voltage (74AHCT2G125) VCC 4.5 5 5.5 V 74AHCT2G125 column 3
Input voltage VI 0 5.5 V 3
Output voltage VO 0 V maximum printed as VCC 3
Ambient temperature Tamb -40 25 125 °C 3
Input transition rise and fall rate Δt/ΔV 20 ns/V VCC = 5.0 V ± 0.5 V 3
HIGH-level input voltage VIH 2 V VCC = 4.5 V to 5.5 V; Tamb = 25 °C 4
LOW-level input voltage VIL 0.8 V VCC = 4.5 V to 5.5 V; Tamb = 25 °C 4
HIGH-level output voltage VOH 4.4 4.5 V VI = VIH or VIL; VCC = 4.5 V; IO = -50 μA; Tamb = 25 °C 4
HIGH-level output voltage VOH 4.4 V VI = VIH or VIL; VCC = 4.5 V; IO = -50 μA; Tamb = -40 °C to +85 °C 4
HIGH-level output voltage VOH 3.94 V IO = -8.0 mA; Tamb = 25 °C 4
HIGH-level output voltage VOH 3.8 V IO = -8.0 mA; Tamb = -40 °C to +85 °C 4
HIGH-level output voltage VOH 3.7 V IO = -8.0 mA; Tamb = -40 °C to +125 °C 4
LOW-level output voltage VOL 0 0.1 V VI = VIH or VIL; VCC = 4.5 V; IO = 50 μA; Tamb = 25 °C 4
LOW-level output voltage VOL 0.1 V VI = VIH or VIL; VCC = 4.5 V; IO = 50 μA; Tamb = -40 °C to +85 °C 4
LOW-level output voltage VOL 0.36 V IO = 8.0 mA; Tamb = 25 °C 4
LOW-level output voltage VOL 0.44 V IO = 8.0 mA; Tamb = -40 °C to +85 °C 4
LOW-level output voltage VOL 0.55 V IO = 8.0 mA; Tamb = -40 °C to +125 °C 4
OFF-state output current IOZ 0.25 μA VI = VCC or GND; VCC = 5.5 V; Tamb = 25 °C 4
OFF-state output current IOZ 2.5 μA VI = VCC or GND; VCC = 5.5 V; Tamb = -40 °C to +85 °C 4
OFF-state output current IOZ 10 μA VI = VCC or GND; VCC = 5.5 V; Tamb = -40 °C to +125 °C 4
Input leakage current II 0.1 μA VI = 5.5 V or GND; VCC = 0 V to 5.5 V; Tamb = 25 °C 4
Input leakage current II 1 μA VI = 5.5 V or GND; VCC = 0 V to 5.5 V; Tamb = -40 °C to +85 °C 4
Input leakage current II 2 μA VI = 5.5 V or GND; VCC = 0 V to 5.5 V; Tamb = -40 °C to +125 °C 4
Supply current ICC 1 μA VI = VCC or GND; IO = 0 A; VCC = 5.5 V; Tamb = 25 °C 4
Supply current ICC 10 μA VI = VCC or GND; IO = 0 A; VCC = 5.5 V; Tamb = -40 °C to +85 °C 4
Supply current ICC 40 μA VI = VCC or GND; IO = 0 A; VCC = 5.5 V; Tamb = -40 °C to +125 °C 4
Additional supply current per input pin ΔICC 1.35 mA per input pin; VI = 3.4 V; other inputs at VCC or GND; IO = 0 A; VCC = 5.5 V; Tamb = 25 °C 4
Additional supply current per input pin ΔICC 1.5 mA per input pin; VI = 3.4 V; other inputs at VCC or GND; IO = 0 A; VCC = 5.5 V; Tamb = -40 °C to +85 °C 4
Input capacitance CI 1.5 10 pF Tamb = 25 °C 4
Input capacitance CI 10 pF Tamb = -40 °C to +85 °C 4
Propagation delay nA to nY tpd 3.4 5.5 ns VCC = 4.5 V to 5.5 V; CL = 15 pF; Tamb = 25 °C 5
Propagation delay nA to nY tpd 1 6.5 ns VCC = 4.5 V to 5.5 V; CL = 15 pF; Tamb = -40 °C to +85 °C 5
Propagation delay nA to nY tpd 4.8 7.5 ns VCC = 4.5 V to 5.5 V; CL = 50 pF; Tamb = 25 °C 5
Propagation delay nA to nY tpd 1 8.5 ns VCC = 4.5 V to 5.5 V; CL = 50 pF; Tamb = -40 °C to +85 °C 5
Enable time nOE to nY ten 3.9 5.1 ns VCC = 4.5 V to 5.5 V; CL = 15 pF; Tamb = 25 °C 5
Enable time nOE to nY ten 1 6 ns VCC = 4.5 V to 5.5 V; CL = 15 pF; Tamb = -40 °C to +85 °C 5
Disable time nOE to nY tdis 4.5 6.8 ns VCC = 4.5 V to 5.5 V; CL = 15 pF; Tamb = 25 °C 5
Disable time nOE to nY tdis 1 8 ns VCC = 4.5 V to 5.5 V; CL = 15 pF; Tamb = -40 °C to +85 °C 5
Total power dissipation derating (SOT765-1 VSSOP8) Ptot 4.9 mW/K derates linearly above 99 °C 3

CAD (KiCad official)

  • Symbol: 74AHCT2G125DC
  • Footprint: Package_SO:VSSOP-8_2.3x2mm_P0.5mm
  • 3D model: VSSOP-8-0.5mm (KiCad packages3D, STEP)
  • 3D model files: 74ahct2g125dc-etched.step / 74ahct2g125dc-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 74ahct2g125dc.step / 74ahct2g125dc.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Nexperia datasheet (12 pp, sha256 8deea54b924b675a, retrieved 2026-10-19, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF