component

74AHCT244PW

Public Made by Adom

by adom

Nexperia Buffers, Drivers, Receivers, Transceivers, TSSOP-20. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogic74ahct244pwfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 13d ago
viewers 74ahct244pw: viewers · Ray 13d ago
74ahct244pw-etched.glb 74ahct244pw: factory component page (tier=lcsc) · Ray 13d ago
74ahct244pw-etched.step 74ahct244pw: factory component page (tier=lcsc) · Ray 13d ago
74ahct244pw-hero.glb 74ahct244pw: hero GLB from the etched model (keeps the MPN mark) · Ray 13d ago
74ahct244pw-hero.overlay.json Publish 0.1.0 · Ray 13d ago
74ahct244pw.glb Publish 0.1.0 · Ray 13d ago
74ahct244pw.kicad_mod Publish 0.1.0 · Ray 13d ago
74ahct244pw.kicad_sym Publish 0.1.0 · Ray 13d ago
74ahct244pw.lbr Publish 0.1.0 · Ray 13d ago
74ahct244pw.step Publish 0.1.0 · Ray 13d ago
package.json Publish 0.1.0 · Ray 13d ago
page.json Set visibility: public · Ray 13d ago
README.md Publish 0.1.0 · Ray 13d ago

74AHCT244PW

Nexperia · Buffers, Drivers, Receivers, Transceivers · TSSOP-20

74AHCT244PW from Nexperia, in a TSSOP-20. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1OE input Output enable input for outputs 1Y0 to 1Y3, active LOW; a HIGH on 1OE forces those outputs into the high-impedance OFF-state.
2 1A0 input Data input of the first 4-bit buffer section; inputs are overvoltage tolerant to 5.5 V and have Schmitt-trigger action.
3 2Y0 tri_state Data output of the second 4-bit buffer section; 3-state output that is high-impedance when 2OE is HIGH, with output current limited to ±25 mA.
4 1A1 input Data input of the first 4-bit buffer section; inputs are overvoltage tolerant to 5.5 V and have Schmitt-trigger action.
5 2Y1 tri_state Data output of the second 4-bit buffer section; 3-state output that is high-impedance when 2OE is HIGH, with output current limited to ±25 mA.
6 1A2 input Data input of the first 4-bit buffer section; inputs are overvoltage tolerant to 5.5 V and have Schmitt-trigger action.
7 2Y2 tri_state Data output of the second 4-bit buffer section; 3-state output that is high-impedance when 2OE is HIGH, with output current limited to ±25 mA.
8 1A3 input Data input of the first 4-bit buffer section; inputs are overvoltage tolerant to 5.5 V and have Schmitt-trigger action.
9 2Y3 tri_state Data output of the second 4-bit buffer section; 3-state output that is high-impedance when 2OE is HIGH, with output current limited to ±25 mA.
10 GND power_in Ground (0 V) reference for all voltages on the device.
11 2A3 input Data input of the second 4-bit buffer section; inputs are overvoltage tolerant to 5.5 V and have Schmitt-trigger action.
12 1Y3 tri_state Data output of the first 4-bit buffer section; 3-state output that is high-impedance when 1OE is HIGH, with output current limited to ±25 mA.
13 2A2 input Data input of the second 4-bit buffer section; inputs are overvoltage tolerant to 5.5 V and have Schmitt-trigger action.
14 1Y2 tri_state Data output of the first 4-bit buffer section; 3-state output that is high-impedance when 1OE is HIGH, with output current limited to ±25 mA.
15 2A1 input Data input of the second 4-bit buffer section; inputs are overvoltage tolerant to 5.5 V and have Schmitt-trigger action.
16 1Y1 tri_state Data output of the first 4-bit buffer section; 3-state output that is high-impedance when 1OE is HIGH, with output current limited to ±25 mA.
17 2A0 input Data input of the second 4-bit buffer section; inputs are overvoltage tolerant to 5.5 V and have Schmitt-trigger action.
18 1Y0 tri_state Data output of the first 4-bit buffer section; 3-state output that is high-impedance when 1OE is HIGH, with output current limited to ±25 mA.
19 2OE input Output enable input for outputs 2Y0 to 2Y3, active LOW; a HIGH on 2OE forces those outputs into the high-impedance OFF-state.
20 VCC power_in Supply voltage; 2.0 V to 5.5 V for 74AHC244 and 4.5 V to 5.5 V for 74AHCT244 per the recommended operating conditions.

Key specifications

Parameter Value
Manufacturer Nexperia
Package TSSOP-20
Category Logic
Pins 20

CAD (KiCad official)

  • Symbol: 74AHCT244PW
  • Footprint: Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm
  • 3D model: TSSOP-20 (KiCad packages3D, STEP)
  • 3D model files: 74ahct244pw-etched.step / 74ahct244pw-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 74ahct244pw.step / 74ahct244pw.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Nexperia datasheet (16 pp, sha256 88158be09d84b926, retrieved 2026-10-09, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF