component

74AHCT1G08GW

Public Made by Adom

by adom

Nexperia Logic Gates, SOT-353. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogic74ahct1g08gwfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
74ahct1g08gw / README.md
History Download
Ray Publish 0.1.0 a36fa28 1d ago

74AHCT1G08GW

Nexperia · Logic Gates · SOT-353

74AHCT1G08GW from Nexperia, in a SOT-353. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 B input Data input B of the 2-input AND gate; inputs are overvoltage tolerant up to 5.5 V.
2 A input Data input A of the 2-input AND gate; inputs are overvoltage tolerant up to 5.5 V.
3 GND power_in Ground reference (0 V); all voltages are referenced to GND.
4 Y output Data output Y, which is HIGH only when both A and B are HIGH.
5 VCC power_in Supply voltage of 2.0 V to 5.5 V for 74AHC1G08 and 4.5 V to 5.5 V for 74AHCT1G08.

Key specifications

Parameter Value
Manufacturer Nexperia
Package SOT-353
Category Logic
Pins 5

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
supply voltage VCC -0.5 7 V 3
input voltage VI -0.5 7 V 3
input clamping current IIK -20 mA VI < -0.5 V 3
output clamping current IOK -20 20 mA VO < -0.5 V or VO > VCC + 0.5 V 3
output current IO -25 25 mA -0.5 V < VO < VCC + 0.5 V 3
supply current ICC 75 mA 3
ground current IGND -75 mA 3
storage temperature Tstg -65 150 °C 3
total power dissipation Ptot 250 mW Tamb = -40 °C to +125 °C 3
supply voltage VCC 4.5 5 5.5 V 3
input voltage VI 0 5.5 V 3
ambient temperature Tamb -40 25 125 °C 3
input transition rise and fall rate Δt/ΔV 20 ns/V VCC = 5.0 V ± 0.5 V 3
HIGH-level input voltage VIH 2 V VCC = 4.5 V to 5.5 V 4
LOW-level input voltage VIL 0.8 V VCC = 4.5 V to 5.5 V 4
HIGH-level output voltage VOH 4.4 4.5 V IO = -50 μA; VI = VIH or VIL; VCC = 4.5 V 4
HIGH-level output voltage VOH 3.7 V IO = -8.0 mA 4
LOW-level output voltage VOL 0 0.1 V IO = 50 μA; VI = VIH or VIL; VCC = 4.5 V 4
LOW-level output voltage VOL 0.55 V IO = 8.0 mA 4
input leakage current II 2 μA VI = 5.5 V or GND; VCC = 0 V to 5.5 V 4
supply current ICC 40 μA VI = VCC or GND; IO = 0 A; VCC = 5.5 V 4
additional supply current ΔICC 1.5 mA per input pin; VI = 3.4 V; other inputs at VCC or GND; IO = 0 A; VCC = 5.5 V 5
input capacitance CI 1.5 10 pF 5
propagation delay tpd 1 3.6 8 ns VCC = 4.5 V to 5.5 V; CL = 15 pF 5
propagation delay tpd 1 5.1 10.5 ns VCC = 4.5 V to 5.5 V; CL = 50 pF 5
power dissipation capacitance CPD 19 pF CL = 50 pF; f = 1 MHz; VI = GND to VCC 5

CAD (KiCad official)

  • Symbol: 74AHCT1G08GW
  • Footprint: Package_TO_SOT_SMD:SOT-353_SC-70-5
  • 3D model: SOT-353 (KiCad packages3D, STEP)
  • 3D model files: 74ahct1g08gw-etched.step / 74ahct1g08gw-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 74ahct1g08gw.step / 74ahct1g08gw.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Nexperia datasheet (12 pp, sha256 10669a71d7885f63, retrieved 2026-10-27, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus off (skipped (clean text read)), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF