main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 5d ago
viewers 74ahc541pw: viewers · Ray 5d ago
74ahc541pw-etched.glb Publish 0.1.0 · Ray 5d ago
74ahc541pw-etched.step 74ahc541pw: factory component page (tier=lcsc) · Ray 5d ago
74ahc541pw-hero.glb 74ahc541pw: hero GLB from the etched model (keeps the MPN mark) · Ray 5d ago
74ahc541pw-hero.overlay.json Publish 0.1.0 · Ray 5d ago
74ahc541pw.glb Publish 0.1.0 · Ray 5d ago
74ahc541pw.kicad_mod Publish 0.1.0 · Ray 5d ago
74ahc541pw.kicad_sym Publish 0.1.0 · Ray 5d ago
74ahc541pw.lbr Publish 0.1.0 · Ray 5d ago
74ahc541pw.step Publish 0.1.0 · Ray 5d ago
package.json Publish 0.1.0 · Ray 5d ago
page.json Set visibility: public · Ray 5d ago
README.md Publish 0.1.0 · Ray 5d ago

74AHC541PW

Nexperia · Buffers, Drivers, Receivers, Transceivers · TSSOP-20

74AHC541PW from Nexperia, in a TSSOP-20. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OE0 input Active-LOW output enable input; a HIGH on OE0 causes the associated outputs to assume a high-impedance OFF-state.
2 A0 input Data input; inputs are overvoltage tolerant to 5.5 V and have Schmitt-trigger action.
3 A1 input Data input; inputs are overvoltage tolerant to 5.5 V and have Schmitt-trigger action.
4 A2 input Data input; inputs are overvoltage tolerant to 5.5 V and have Schmitt-trigger action.
5 A3 input Data input; inputs are overvoltage tolerant to 5.5 V and have Schmitt-trigger action.
6 A4 input Data input; inputs are overvoltage tolerant to 5.5 V and have Schmitt-trigger action.
7 A5 input Data input; inputs are overvoltage tolerant to 5.5 V and have Schmitt-trigger action.
8 A6 input Data input; inputs are overvoltage tolerant to 5.5 V and have Schmitt-trigger action.
9 A7 input Data input; inputs are overvoltage tolerant to 5.5 V and have Schmitt-trigger action.
10 GND power_in Ground (0 V) reference for all voltages on the device.
11 Y7 tri_state Data output; goes high-impedance (OFF-state) when the output enable conditions in the functional table are not met.
12 Y6 tri_state Data output; goes high-impedance (OFF-state) when the output enable conditions in the functional table are not met.
13 Y5 tri_state Data output; goes high-impedance (OFF-state) when the output enable conditions in the functional table are not met.
14 Y4 tri_state Data output; goes high-impedance (OFF-state) when the output enable conditions in the functional table are not met.
15 Y3 tri_state Data output; goes high-impedance (OFF-state) when the output enable conditions in the functional table are not met.
16 Y2 tri_state Data output; goes high-impedance (OFF-state) when the output enable conditions in the functional table are not met.
17 Y1 tri_state Data output; goes high-impedance (OFF-state) when the output enable conditions in the functional table are not met.
18 Y0 tri_state Data output; goes high-impedance (OFF-state) when the output enable conditions in the functional table are not met.
19 OE1 input Active-LOW output enable input; a HIGH on OE1 causes the associated outputs to assume a high-impedance OFF-state.
20 VCC power_in Supply voltage: 2.0 V to 5.5 V recommended for 74AHC541, and 4.5 V to 5.5 V for 74AHCT541.

Key specifications

Parameter Value
Manufacturer Nexperia
Package TSSOP-20
Category Logic
Pins 20

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
VCC supply voltage VCC 2 5 5.5 V 4
input voltage VI 0 5.5 V 4
output voltage VO 0 V 4
ambient temperature Tamb -40 25 125 °C 4
input transition rise and fall rate Δt/ΔV 100 ns/V VCC = 3.3 V ± 0.3 V 4
input transition rise and fall rate Δt/ΔV 20 ns/V VCC = 5.0 V ± 0.5 V 4
supply voltage VCC -0.5 7 V 4
input voltage VI -0.5 7 V 4
input clamping current IIK -20 mA VI < -0.5 V 4
output clamping current IOK -20 20 mA VO < -0.5 V or VO > VCC + 0.5 V 4
output current IO -25 25 mA VO = -0.5 V to (VCC + 0.5 V) 4
supply current ICC 75 mA 4
ground current IGND -75 mA 4
storage temperature Tstg -65 150 °C 4
total power dissipation Ptot 500 mW Tamb = -40 °C to +125 °C 4
HIGH-level input voltage VIH 1.5 V VCC = 2.0 V 5
HIGH-level input voltage VIH 2.1 V VCC = 3.0 V 5
HIGH-level input voltage VIH 3.85 V VCC = 5.5 V 5
LOW-level input voltage VIL 0.5 V VCC = 2.0 V 5
LOW-level input voltage VIL 0.9 V VCC = 3.0 V 5
LOW-level input voltage VIL 1.65 V VCC = 5.5 V 5
HIGH-level output voltage VOH 1.9 2 V VI = VIH or VIL; IO = -50 μA; VCC = 2.0 V 5
HIGH-level output voltage VOH 2.9 3 V VI = VIH or VIL; IO = -50 μA; VCC = 3.0 V 5
HIGH-level output voltage VOH 4.4 4.5 V VI = VIH or VIL; IO = -50 μA; VCC = 4.5 V 5
HIGH-level output voltage VOH 2.4 V VI = VIH or VIL; IO = -4.0 mA; VCC = 3.0 V 5
HIGH-level output voltage VOH 3.7 V VI = VIH or VIL; IO = -8.0 mA; VCC = 4.5 V 5
LOW-level output voltage VOL 0 0.1 V VI = VIH or VIL; IO = 50 μA; VCC = 2.0 V 5
LOW-level output voltage VOL 0.55 V VI = VIH or VIL; IO = 4.0 mA; VCC = 3.0 V 5
OFF-state output current IOZ -10 10 μA VI = VIH or VIL; VO = VCC or GND; VCC = 5.5 V 5
input leakage current II 2 μA VI = VCC or GND; VCC = 0 V to 5.5 V 5
supply current ICC 80 μA VI = VCC or GND; IO = 0 A; VCC = 5.5 V 5
input capacitance CI 3 10 pF 5
propagation delay tpd 1 5 9 ns An to Yn; VCC = 3.0 V to 3.6 V; CL = 15 pF 7
propagation delay tpd 1 7 13.5 ns An to Yn; VCC = 3.0 V to 3.6 V; CL = 50 pF 7
propagation delay tpd 1 3.5 6.5 ns An to Yn; VCC = 4.5 V to 5.5 V; CL = 15 pF 7
enable time ten 1 5.5 13.5 ns OEn to Yn; VCC = 3.0 V to 3.6 V; CL = 15 pF 7
enable time ten 1 7.5 17.5 ns OEn to Yn; VCC = 3.0 V to 3.6 V; CL = 50 pF 7
enable time ten 1 3.5 9 ns OEn to Yn; VCC = 4.5 V to 5.5 V; CL = 15 pF 7
enable time ten 1 5 11.5 ns OEn to Yn; VCC = 4.5 V to 5.5 V; CL = 50 pF 7
disable time tdis 1 6 14 ns OEn to Yn; VCC = 3.0 V to 3.6 V; CL = 15 pF 7
disable time tdis 1 9.5 19.5 ns OEn to Yn; VCC = 3.0 V to 3.6 V; CL = 50 pF 7
disable time tdis 1 4.5 9.5 ns OEn to Yn; VCC = 4.5 V to 5.5 V; CL = 15 pF 7
disable time tdis 1 6.5 11 ns OEn to Yn; VCC = 4.5 V to 5.5 V; CL = 50 pF 7

CAD (KiCad official)

  • Symbol: 74AHC541PW
  • Footprint: Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm
  • 3D model: TSSOP-20 (KiCad packages3D, STEP)
  • 3D model files: 74ahc541pw-etched.step / 74ahc541pw-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 74ahc541pw.step / 74ahc541pw.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Nexperia datasheet (15 pp, sha256 aec82e11dba1ba52, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF