component
74AHC08D
Public Made by Adomby adom
Nexperia Logic Gates, SOIC-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdown74AHC08D
Nexperia · Logic Gates · SOIC-14
74AHC08D from Nexperia, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | 1A | input | Data input 1A of the first gate; inputs are overvoltage tolerant to 5.5 V and have Schmitt-trigger action. |
| 2 | 1B | input | Data input 1B of the first gate; inputs are overvoltage tolerant to 5.5 V and have Schmitt-trigger action. |
| 3 | 1Y | output | Data output 1Y of the first gate, following the AND of 1A and 1B. |
| 4 | 2A | input | Data input 2A of the second gate; inputs are overvoltage tolerant to 5.5 V and have Schmitt-trigger action. |
| 5 | 2B | input | Data input 2B of the second gate; inputs are overvoltage tolerant to 5.5 V and have Schmitt-trigger action. |
| 6 | 2Y | output | Data output 2Y of the second gate, following the AND of 2A and 2B. |
| 7 | GND | power_in | Ground (0 V) reference for all voltages in the datasheet; this is not a signal pin. |
| 8 | 3Y | output | Data output 3Y of the third gate, following the AND of 3A and 3B. |
| 9 | 3A | input | Data input 3A of the third gate; inputs are overvoltage tolerant to 5.5 V and have Schmitt-trigger action. |
| 10 | 3B | input | Data input 3B of the third gate; inputs are overvoltage tolerant to 5.5 V and have Schmitt-trigger action. |
| 11 | 4Y | output | Data output 4Y of the fourth gate, following the AND of 4A and 4B. |
| 12 | 4A | input | Data input 4A of the fourth gate; inputs are overvoltage tolerant to 5.5 V and have Schmitt-trigger action. |
| 13 | 4B | input | Data input 4B of the fourth gate; inputs are overvoltage tolerant to 5.5 V and have Schmitt-trigger action. |
| 14 | VCC | power_in | Supply voltage, specified from 2.0 V to 5.5 V for the 74AHC08 and 4.5 V to 5.5 V for the 74AHCT08. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Nexperia |
| Package | SOIC-14 |
| Category | Logic |
| Pins | 14 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| supply voltage | VCC | 2 | 5 | 5.5 | V | 3 | |
| input voltage | VI | 0 | 5.5 | V | 3 | ||
| output voltage | VO | 0 | V | 3 | |||
| ambient temperature | Tamb | -40 | 25 | 125 | °C | 3 | |
| input transition rise and fall rate | Δt/ΔV | 100 | ns/V | VCC = 3.3 V ± 0.3 V | 3 | ||
| input transition rise and fall rate | Δt/ΔV | 20 | ns/V | VCC = 5.0 V ± 0.5 V | 3 | ||
| supply voltage | VCC | -0.5 | 7 | V | 3 | ||
| input voltage | VI | -0.5 | 7 | V | 3 | ||
| input clamping current | IIK | -20 | mA | VI < -0.5 V | 3 | ||
| output clamping current | IOK | -20 | 20 | mA | VO < -0.5 V or VO > VCC + 0.5 V | 3 | |
| output current | IO | -25 | 25 | mA | VO = -0.5 V to (VCC + 0.5 V) | 3 | |
| supply current | ICC | 75 | mA | 3 | |||
| ground current | IGND | -75 | mA | 3 | |||
| storage temperature | Tstg | -65 | 150 | °C | 3 | ||
| total power dissipation | Ptot | 500 | mW | Tamb = -40 °C to +125 °C | 3 | ||
| HIGH-level input voltage | VIH | 1.5 | V | VCC = 2.0 V | 4 | ||
| HIGH-level input voltage | VIH | 2.1 | V | VCC = 3.0 V | 4 | ||
| HIGH-level input voltage | VIH | 3.85 | V | VCC = 5.5 V | 4 | ||
| LOW-level input voltage | VIL | 0.5 | V | VCC = 2.0 V | 4 | ||
| LOW-level input voltage | VIL | 0.9 | V | VCC = 3.0 V | 4 | ||
| LOW-level input voltage | VIL | 1.65 | V | VCC = 5.5 V | 4 | ||
| HIGH-level output voltage | VOH | 1.9 | 2 | V | VI = VIH or VIL; IO = -50 μA; VCC = 2.0 V | 4 | |
| HIGH-level output voltage | VOH | 2.9 | 3 | V | VI = VIH or VIL; IO = -50 μA; VCC = 3.0 V | 4 | |
| HIGH-level output voltage | VOH | 4.4 | 4.5 | V | VI = VIH or VIL; IO = -50 μA; VCC = 4.5 V | 4 | |
| HIGH-level output voltage | VOH | 2.58 | V | VI = VIH or VIL; IO = -4.0 mA; VCC = 3.0 V | 4 | ||
| HIGH-level output voltage | VOH | 3.94 | V | VI = VIH or VIL; IO = -8.0 mA; VCC = 4.5 V | 4 | ||
| LOW-level output voltage | VOL | 0 | 0.1 | V | VI = VIH or VIL; IO = 50 μA; VCC = 2.0 V | 4 | |
| LOW-level output voltage | VOL | 0.36 | V | VI = VIH or VIL; IO = 4.0 mA; VCC = 3.0 V | 4 | ||
| input leakage current | II | 0.1 | μA | VI = 5.5 V or GND; VCC = 0 V to 5.5 V | 4 | ||
| supply current | ICC | 2 | μA | VI = VCC or GND; IO = 0 A; VCC = 5.5 V | 4 | ||
| input capacitance | CI | 3 | 10 | pF | 4 | ||
| HIGH-level output voltage | VOH | 1.9 | V | VI = VIH or VIL; IO = -50 μA; VCC = 2.0 V; Tamb -40 °C to +125 °C | 4 | ||
| HIGH-level output voltage | VOH | 2.9 | V | VI = VIH or VIL; IO = -50 μA; VCC = 3.0 V; Tamb -40 °C to +125 °C | 4 | ||
| HIGH-level output voltage | VOH | 4.4 | V | VI = VIH or VIL; IO = -50 μA; VCC = 4.5 V; Tamb -40 °C to +125 °C | 4 | ||
| HIGH-level output voltage | VOH | 2.4 | V | VI = VIH or VIL; IO = -4.0 mA; VCC = 3.0 V; Tamb -40 °C to +125 °C | 4 | ||
| HIGH-level output voltage | VOH | 3.7 | V | VI = VIH or VIL; IO = -8.0 mA; VCC = 4.5 V; Tamb -40 °C to +125 °C | 4 | ||
| LOW-level output voltage | VOL | 0.1 | V | VI = VIH or VIL; IO = 50 μA; VCC = 2.0 V; Tamb -40 °C to +125 °C | 4 | ||
| LOW-level output voltage | VOL | 0.55 | V | VI = VIH or VIL; IO = 4.0 mA; VCC = 3.0 V; Tamb -40 °C to +125 °C | 4 | ||
| input leakage current | II | 2 | μA | VI = 5.5 V or GND; VCC = 0 V to 5.5 V; Tamb -40 °C to +125 °C | 4 | ||
| supply current | ICC | 40 | μA | VI = VCC or GND; IO = 0 A; VCC = 5.5 V; Tamb -40 °C to +125 °C | 4 | ||
| propagation delay nA, nB to nY | tpd | 4 | 8.8 | ns | VCC = 3.0 V to 3.6 V; CL = 15 pF | 5 | |
| propagation delay nA, nB to nY | tpd | 5.6 | 12.3 | ns | VCC = 3.0 V to 3.6 V; CL = 50 pF | 5 | |
| propagation delay nA, nB to nY | tpd | 3 | 5.9 | ns | VCC = 4.5 V to 5.5 V; CL = 15 pF | 5 | |
| propagation delay nA, nB to nY | tpd | 4.2 | 7.9 | ns | VCC = 4.5 V to 5.5 V; CL = 50 pF | 5 | |
| propagation delay nA, nB to nY | tpd | 1 | 11 | ns | VCC = 3.0 V to 3.6 V; CL = 15 pF; Tamb -40 °C to +125 °C | 5 | |
| propagation delay nA, nB to nY | tpd | 1 | 15.5 | ns | VCC = 3.0 V to 3.6 V; CL = 50 pF; Tamb -40 °C to +125 °C | 5 | |
| propagation delay nA, nB to nY | tpd | 1 | 7.5 | ns | VCC = 4.5 V to 5.5 V; CL = 15 pF; Tamb -40 °C to +125 °C | 5 | |
| propagation delay nA, nB to nY | tpd | 1 | 10 | ns | VCC = 4.5 V to 5.5 V; CL = 50 pF; Tamb -40 °C to +125 °C | 5 |
CAD (KiCad official)
- Symbol:
74AHC08D - Footprint:
Package_SO:SOIC-14_3.9x8.7mm_P1.27mm - 3D model: SOIC-14 (KiCad packages3D, STEP)
- 3D model files:
74ahc08d-etched.step/74ahc08d-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);74ahc08d.step/74ahc08d.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Nexperia datasheet (12 pp, sha256
d3f099ae463a5a90, retrieved 2026-10-27, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusoff(skipped (clean text read)), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).