component

74ACT14MTCX

Public Made by Adom

by adom

onsemi Inverters, TSSOP-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogic74act14mtcxfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 7d ago
viewers 74act14mtcx: viewers · Ray 7d ago
74act14mtcx-etched.glb Publish 0.1.0 · Ray 7d ago
74act14mtcx-etched.step 74act14mtcx: factory component page (tier=mfr) · Ray 7d ago
74act14mtcx-hero.glb 74act14mtcx: hero GLB from the etched model (keeps the MPN mark) · Ray 7d ago
74act14mtcx-hero.overlay.json Publish 0.1.0 · Ray 7d ago
74act14mtcx.glb Publish 0.1.0 · Ray 7d ago
74act14mtcx.kicad_mod Publish 0.1.0 · Ray 7d ago
74act14mtcx.kicad_sym Publish 0.1.0 · Ray 7d ago
74act14mtcx.lbr Publish 0.1.0 · Ray 7d ago
74act14mtcx.step Publish 0.1.0 · Ray 7d ago
package.json Publish 0.1.0 · Ray 7d ago
page.json Set visibility: public · Ray 7d ago
README.md Publish 0.1.0 · Ray 7d ago

74ACT14MTCX

onsemi · Inverters · TSSOP-14

74ACT14MTCX from onsemi, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 I0 input Schmitt-trigger input of inverter 0; ACT version has TTL-compatible thresholds (VIH 2.0V min, VIL 0.8V max).
2 O0 output Inverted output of gate 0, sources/sinks 24mA.
3 I1 input Schmitt-trigger input of inverter 1; ACT version has TTL-compatible thresholds (VIH 2.0V min, VIL 0.8V max).
4 O1 output Inverted output of gate 1, sources/sinks 24mA.
5 I2 input Schmitt-trigger input of inverter 2; ACT version has TTL-compatible thresholds (VIH 2.0V min, VIL 0.8V max).
6 O2 output Inverted output of gate 2, sources/sinks 24mA.
7 GND power_in Ground pin.
8 O3 output Inverted output of gate 3, sources/sinks 24mA.
9 I3 input Schmitt-trigger input of inverter 3; ACT version has TTL-compatible thresholds (VIH 2.0V min, VIL 0.8V max).
10 O4 output Inverted output of gate 4, sources/sinks 24mA.
11 I4 input Schmitt-trigger input of inverter 4; ACT version has TTL-compatible thresholds (VIH 2.0V min, VIL 0.8V max).
12 O5 output Inverted output of gate 5, sources/sinks 24mA.
13 I5 input Schmitt-trigger input of inverter 5; ACT version has TTL-compatible thresholds (VIH 2.0V min, VIL 0.8V max).
14 VCC power_in Supply voltage; 4.5V to 5.5V recommended for ACT.

Key specifications

Parameter Value
Manufacturer onsemi
Package TSSOP-14
Category Logic
Pins 14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Minimum HIGH Level Input Voltage (VCC 4.5V) VIH 2 1.5 V VCC 4.5V; VOUT = 0.1V or VCC - 0.1V; TA -40°C to +85°C limit 6
Minimum HIGH Level Input Voltage (VCC 5.5V) VIH 2 1.5 V VCC 5.5V; VOUT = 0.1V or VCC - 0.1V; TA -40°C to +85°C limit 6
Maximum LOW Level Input Voltage (VCC 4.5V) VIL 1.5 0.8 V VCC 4.5V; VOUT = 0.1V or VCC - 0.1V; TA -40°C to +85°C limit 6
Maximum LOW Level Input Voltage (VCC 5.5V) VIL 1.5 0.8 V VCC 5.5V; VOUT = 0.1V or VCC - 0.1V; TA -40°C to +85°C limit 6
Minimum HIGH Level Output Voltage (VCC 4.5V, IOUT -50µA) VOH 4.34 4.49 V VCC 4.5V; IOUT = -50µA 6
Minimum HIGH Level Output Voltage (VCC 5.5V, IOUT -50µA) VOH 5.4 5.49 V VCC 5.5V; IOUT = -50µA 6
Minimum HIGH Level Output Voltage (VCC 4.5V, IOH -24mA) VOH 3.76 3.86 V VCC 4.5V; VIN = VIL or VIH, IOH = -24mA 6
Minimum HIGH Level Output Voltage (VCC 5.5V, IOH -24mA) VOH 4.76 4.86 V VCC 5.5V; VIN = VIL or VIH, IOH = -24mA (note 4) 6
Maximum LOW Level Output Voltage (VCC 4.5V, IOUT 50µA) VOL 0.001 0.1 V VCC 4.5V; IOUT = 50µA 6
Maximum LOW Level Output Voltage (VCC 5.5V, IOUT 50µA) VOL 0.001 0.1 V VCC 5.5V; IOUT = 50µA 6
Maximum LOW Level Output Voltage (VCC 4.5V, IOL 24mA) VOL 0.36 0.44 V VCC 4.5V; VIN = VIL or VIH, IOL = 24mA 6
Maximum LOW Level Output Voltage (VCC 5.5V, IOL 24mA) VOL 0.36 0.44 V VCC 5.5V; VIN = VIL or VIH, IOL = 24mA (note 4) 6
Maximum Input Leakage Current IIN -1 1 µA VCC 5.5V; VI = VCC, GND 6
Maximum Hysteresis (VCC 4.5V) VH(MAX) 1.4 V VCC 4.5V; TA worst case 6
Maximum Hysteresis (VCC 5.5V) VH(MAX) 1.6 V VCC 5.5V; TA worst case 6
Minimum Hysteresis (VCC 4.5V) VH(MIN) 0.4 V VCC 4.5V; TA worst case 6
Minimum Hysteresis (VCC 5.5V) VH(MIN) 0.5 V VCC 5.5V; TA worst case 6
Maximum Positive Threshold (VCC 4.5V) Vt+ 2 V VCC 4.5V; TA worst case 6
Maximum Positive Threshold (VCC 5.5V) Vt+ 2 V VCC 5.5V; TA worst case 6
Minimum Negative Threshold (VCC 4.5V) Vt- 0.8 V VCC 4.5V; TA worst case 6
Minimum Negative Threshold (VCC 5.5V) Vt- 0.8 V VCC 5.5V; TA worst case 6
Maximum ICC/Input ICCT 0.6 1.5 mA VCC 5.5V; VI = VCC - 2.1V 6
Minimum Dynamic Output Current (LOW) IOLD 75 mA VCC 5.5V; VOLD = 1.65V Max. 6
Minimum Dynamic Output Current (HIGH) IOHD -75 mA VCC 5.5V; VOHD = 3.85V Min. 6
Maximum Quiescent Supply Current ICC 2 20 µA VCC 5.5V; VIN = VCC or GND 6
Propagation Delay tPLH (TA +25°C) tPLH 3 8 10 ns VCC 5.0V ±0.5V; CL 50pF; TA +25°C 7
Propagation Delay tPLH (TA -40°C to +85°C) tPLH 3 11 ns VCC 5.0V ±0.5V; CL 50pF; TA -40°C to +85°C 7
Propagation Delay tPHL (TA +25°C) tPHL 3 8 10 ns VCC 5.0V ±0.5V; CL 50pF; TA +25°C 7
Propagation Delay tPHL (TA -40°C to +85°C) tPHL 3 11 ns VCC 5.0V ±0.5V; CL 50pF; TA -40°C to +85°C 7
Supply Voltage (ACT) VCC 4.5 5.5 V ACT family 4
Input Voltage VI 0 V Printed as 0V to VCC 4
Output Voltage VO 0 V Printed as 0V to VCC 4
Operating Temperature TA -40 85 °C 4
Supply Voltage (absolute) VCC -0.5 7 V 4
DC Input Diode Current IIK -20 mA VI = -0.5V 4
DC Input Diode Current IIK 20 mA VI = VCC + 1.5V 4
DC Input Voltage VI -0.5 V Printed as -0.5V to VCC + 1.5V 4
DC Output Diode Current IOK -20 mA VO = -0.5V 4
DC Output Diode Current IOK 20 mA VO = VCC + 0.5V 4
DC Output Voltage VO -0.5 V Printed as -0.5V to VCC + 0.5V 4
DC Output Source or Sink Current IO -50 50 mA 4
DC VCC or Ground Current per Output Pin ICC or IGND -50 50 mA 4
Storage Temperature TSTG -65 150 °C 4
Junction Temperature TJ 140 °C 4

CAD (KiCad official)

  • Symbol: 74ACT14MTCX
  • Footprint: Package_SO:TSSOP-14_4.4x5mm_P0.65mm
  • 3D model: TSSOP-14 (KiCad packages3D, STEP)
  • 3D model files: 74act14mtcx-etched.step / 74act14mtcx-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 74act14mtcx.step / 74act14mtcx.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: onsemi datasheet (11 pp, sha256 ac32416af4c7841f, retrieved 2026-10-21, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF