main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 8d ago
viewers 74ac245scx: viewers · Ray 8d ago
74ac245scx-etched.glb Publish 0.1.0 · Ray 8d ago
74ac245scx-etched.step 74ac245scx: factory component page (tier=lcsc) · Ray 8d ago
74ac245scx-hero.glb Publish 0.1.0 · Ray 8d ago
74ac245scx-hero.overlay.json Publish 0.1.0 · Ray 8d ago
74ac245scx.glb Publish 0.1.0 · Ray 8d ago
74ac245scx.kicad_mod Publish 0.1.0 · Ray 8d ago
74ac245scx.kicad_sym Publish 0.1.0 · Ray 8d ago
74ac245scx.lbr Publish 0.1.0 · Ray 8d ago
74ac245scx.step Publish 0.1.0 · Ray 8d ago
package.json Publish 0.1.0 · Ray 8d ago
page.json Set visibility: public · Ray 8d ago
README.md Publish 0.1.0 · Ray 8d ago

74AC245SCX

onsemi · Receivers & Transceivers · SOIC-20-300mil

74AC245SCX from onsemi, in a SOIC-20-300mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 T/R input Transmit/Receive input: HIGH sends data from A ports to B ports, LOW sends data from B ports to A ports.
2 A0 bidirectional Side A 3-STATE input or 3-STATE output, bit 0, sources/sinks 24 mA.
3 A1 bidirectional Side A 3-STATE input or 3-STATE output, bit 1, sources/sinks 24 mA.
4 A2 bidirectional Side A 3-STATE input or 3-STATE output, bit 2, sources/sinks 24 mA.
5 A3 bidirectional Side A 3-STATE input or 3-STATE output, bit 3, sources/sinks 24 mA.
6 A4 bidirectional Side A 3-STATE input or 3-STATE output, bit 4, sources/sinks 24 mA.
7 A5 bidirectional Side A 3-STATE input or 3-STATE output, bit 5, sources/sinks 24 mA.
8 A6 bidirectional Side A 3-STATE input or 3-STATE output, bit 6, sources/sinks 24 mA.
9 A7 bidirectional Side A 3-STATE input or 3-STATE output, bit 7, sources/sinks 24 mA.
10 GND power_in Ground.
11 B7 bidirectional Side B 3-STATE input or 3-STATE output, bit 7, sources/sinks 24 mA.
12 B6 bidirectional Side B 3-STATE input or 3-STATE output, bit 6, sources/sinks 24 mA.
13 B5 bidirectional Side B 3-STATE input or 3-STATE output, bit 5, sources/sinks 24 mA.
14 B4 bidirectional Side B 3-STATE input or 3-STATE output, bit 4, sources/sinks 24 mA.
15 B3 bidirectional Side B 3-STATE input or 3-STATE output, bit 3, sources/sinks 24 mA.
16 B2 bidirectional Side B 3-STATE input or 3-STATE output, bit 2, sources/sinks 24 mA.
17 B1 bidirectional Side B 3-STATE input or 3-STATE output, bit 1, sources/sinks 24 mA.
18 B0 bidirectional Side B 3-STATE input or 3-STATE output, bit 0, sources/sinks 24 mA.
19 OE input Active-LOW Output Enable input; when HIGH it places both A and B ports in the HIGH-Z state.
20 VCC power_in Supply voltage, 2.0V to 6.0V for AC (4.5V to 5.5V for ACT).

Key specifications

Parameter Value
Manufacturer onsemi
Package SOIC-20-300mil
Category Logic ICs
Pins 20

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply Voltage VCC 2 6 V AC 3
Input Voltage VI 0 V 0V to VCC 3
Output Voltage VO 0 V 0V to VCC 3
Operating Temperature TA -40 85 °C 3
Minimum Input Edge Rate ΔV/Δt 125 mV/ns AC devices, VIN from 30% to 70% of VCC, VCC @ 3.3V, 4.5V, 5.5V 3
Supply Voltage VCC -0.5 7 V 3
DC Input Diode Current IIK -20 20 mA VI = -0.5V: -20 mA; VI = VCC + 0.5V: +20 mA 3
DC Input Voltage VI -0.5 5.5 V -0.5V to VCC + 0.5V 3
DC Output Diode Current IOK -20 20 mA VO = -0.5V: -20 mA; VO = VCC + 0.5V: +20 mA 3
DC Output Voltage VO -0.5 5.5 V -0.5V to VCC + 0.5V 3
DC Output Source or Sink Current IO -50 50 mA ±50 mA 3
DC VCC or Ground Current per Output Pin ICC or IGND -50 50 mA ±50 mA 3
Storage Temperature TSTG -65 150 °C 3
Minimum HIGH Level Input Voltage VIH 2.1 1.5 V VCC = 3.0V, VOUT = 0.1V or VCC - 0.1V 3
Minimum HIGH Level Input Voltage VIH 3.15 2.25 V VCC = 4.5V, VOUT = 0.1V or VCC - 0.1V 3
Minimum HIGH Level Input Voltage VIH 3.85 2.75 V VCC = 5.5V, VOUT = 0.1V or VCC - 0.1V 3
Maximum LOW Level Input Voltage VIL 1.5 0.9 V VCC = 3.0V, VOUT = 0.1V or VCC - 0.1V 3
Maximum LOW Level Input Voltage VIL 2.25 1.35 V VCC = 4.5V, VOUT = 0.1V or VCC - 0.1V 3
Maximum LOW Level Input Voltage VIL 2.75 1.65 V VCC = 5.5V, VOUT = 0.1V or VCC - 0.1V 3
Minimum HIGH Level Output Voltage VOH 2.9 2.99 V VCC = 3.0V, IOUT = -50 µA 3
Minimum HIGH Level Output Voltage VOH 4.4 4.49 V VCC = 4.5V, IOUT = -50 µA 3
Minimum HIGH Level Output Voltage VOH 5.4 5.49 V VCC = 5.5V, IOUT = -50 µA 3
Minimum HIGH Level Output Voltage VOH 2.46 V VCC = 3.0V, VIN = VIL or VIH, IOH = -12 mA 3
Minimum HIGH Level Output Voltage VOH 3.76 V VCC = 4.5V, VIN = VIL or VIH, IOH = -24 mA 3
Minimum HIGH Level Output Voltage VOH 4.76 V VCC = 5.5V, VIN = VIL or VIH, IOH = -24 mA (Note 2) 3
Maximum LOW Level Output Voltage VOL 0.002 0.1 V VCC = 3.0V, IOUT = 50 µA 3
Maximum LOW Level Output Voltage VOL 0.001 0.1 V VCC = 4.5V, IOUT = 50 µA 3
Maximum LOW Level Output Voltage VOL 0.44 V VCC = 3.0V, VIN = VIL or VIH, IOL = 12 mA 3
Maximum Input Leakage Current IIN -1 1 µA VCC = 5.5V, VI = VCC, GND (Note 4) 3
Dynamic Output Current IOLD 75 mA VCC = 5.5V, VOLD = 1.65V Max (Note 3) 3
Dynamic Output Current IOHD -75 mA VCC = 5.5V, VOHD = 3.85V Min (Note 3) 3
Maximum Quiescent Supply Current ICC 4 40 µA VCC = 5.5V, VIN = VCC or GND (Note 4) 3
Maximum I/O Leakage Current IOZT -3 3 µA VCC = 5.5V, VI (OE) = VIL, VIH; VI = VCC, GND; VO = VCC, GND 3
Propagation Delay An to Bn or Bn to An (LH) tPLH 1 5 9 ns VCC = 3.3V, CL = 50 pF 4
Propagation Delay An to Bn or Bn to An (LH) tPLH 1 3.5 7 ns VCC = 5.0V, CL = 50 pF 4
Propagation Delay An to Bn or Bn to An (HL) tPHL 1 5 9 ns VCC = 3.3V, CL = 50 pF 4
Propagation Delay An to Bn or Bn to An (HL) tPHL 1 3.5 7 ns VCC = 5.0V, CL = 50 pF 4
Output Enable Time (Z to H) tPZH 2 7 12.5 ns VCC = 3.3V, CL = 50 pF 4
Output Enable Time (Z to H) tPZH 1 5 9 ns VCC = 5.0V, CL = 50 pF 4
Output Enable Time (Z to L) tPZL 2 7.5 13.5 ns VCC = 3.3V, CL = 50 pF 4
Output Enable Time (Z to L) tPZL 1 5.5 9.5 ns VCC = 5.0V, CL = 50 pF 4
Output Disable Time (H to Z) tPHZ 1 6.5 12.5 ns VCC = 3.3V, CL = 50 pF 4
Output Disable Time (H to Z) tPHZ 1 5.5 10 ns VCC = 5.0V, CL = 50 pF 4
Output Disable Time (L to Z) tPLZ 1.5 7 13 ns VCC = 3.3V, CL = 50 pF 4
Output Disable Time (L to Z) tPLZ 1 5.5 10 ns VCC = 5.0V, CL = 50 pF 4
Input Capacitance CIN 4.5 pF VCC = OPEN 5
Input/Output Capacitance CI/O 15 pF VCC = 5.0V 5
Power Dissipation Capacitance CPD 45 pF VCC = 5.0V 5

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
housing PC 74AC245PC N20A 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide 1

CAD (KiCad official)

  • Symbol: 74AC245SCX
  • Footprint: Package_SO:SOIC-20W_7.5x12.8mm_P1.27mm
  • 3D model: SOIC-20-300mil (KiCad packages3D, STEP)
  • 3D model files: 74ac245scx-etched.step / 74ac245scx-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 74ac245scx.step / 74ac245scx.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: onsemi datasheet (10 pp, sha256 2ca9940a11169fcc, retrieved 2026-10-22, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF