Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

74AC11138PWR

Texas Instruments · Signal Switches, Multiplexers, Decoders · TSSOP-16

74AC11138PWR from Texas Instruments, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 Y1 output Active-low decoder data output Y1, driven low when its address is selected and the enables are active (Section 6.3 function table).
2 Y2 output Active-low decoder data output Y2, driven low when its address is selected and the enables are active (Section 6.3 function table).
3 Y3 output Active-low decoder data output Y3, driven low when its address is selected and the enables are active (Section 6.3 function table).
4 GND power_in Ground reference for the device.
5 Y4 output Active-low decoder data output Y4, driven low when its address is selected and the enables are active (Section 6.3 function table).
6 Y5 output Active-low decoder data output Y5, driven low when its address is selected and the enables are active (Section 6.3 function table).
7 Y6 output Active-low decoder data output Y6, driven low when its address is selected and the enables are active (Section 6.3 function table).
8 Y7 output Active-low decoder data output Y7, driven low when its address is selected and the enables are active (Section 6.3 function table).
9 G2B input Active-low enable input; must be low (together with G2A low and G1 high) for the decoder outputs to be active.
10 G2A input Active-low enable input; must be low (together with G2B low and G1 high) for the decoder outputs to be active.
11 G1 input Active-high enable input; must be high (together with G2A and G2B low) for the decoder outputs to be active.
12 VCC power_in Supply pin; recommended supply range is 3 V to 5.5 V, bypassed with a 0.1-µF capacitor placed as close as possible to the terminal for a single-supply device.
13 C input Binary select input C; together with A and B it selects which one of the eight outputs is addressed.
14 B input Binary select input B; together with A and C it selects which one of the eight outputs is addressed.
15 A input Binary select input A (least significant select bit); together with B and C it selects which one of the eight outputs is addressed.
16 Y0 output Active-low decoder data output Y0, driven low when its address is selected and the enables are active (Section 6.3 function table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-16
Category Logic
Pins 16

CAD (KiCad official)

  • Symbol: 74AC11138PWR
  • Footprint: Package_SO:TSSOP-16_4.4x5mm_P0.65mm
  • 3D model: TSSOP-16 (KiCad packages3D, STEP)
  • 3D model files: 74ac11138pwr-etched.step / 74ac11138pwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 74ac11138pwr.step / 74ac11138pwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (27 pp, sha256 1cc12b26f1f9c243, retrieved 2026-10-08, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF