component
5V9885TPFGI8
Public Made by Adomby adom
RENESAS Clock Generators / Frequency Synthesizers / PLL, TQFP-32(7x7). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340
{
"slug": "5v9885tpfgi8",
"version": "0.1.0",
"type": "component",
"description": "RENESAS Clock Generators / Frequency Synthesizers / PLL, TQFP-32(7x7). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
"tags": [
"component",
"clock and timing",
"5v9885tpfgi8",
"factory-2.0.0",
"extractor-text"
],
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"5v9885tpfgi8.kicad_sym",
"5v9885tpfgi8.kicad_mod",
"5v9885tpfgi8.glb",
"5v9885tpfgi8.step",
"5v9885tpfgi8.lbr",
"docs/hero.png",
"docs/5v9885tpfgi8-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html",
"5v9885tpfgi8-hero.glb",
"5v9885tpfgi8-hero.overlay.json",
"5v9885tpfgi8-etched.glb"
],
"component": {
"mpn": "5V9885TPFGI8",
"manufacturer": "RENESAS",
"package": "TQFP-32(7x7)",
"pin_count": 32,
"category": "Clock and Timing",
"subcategory": "Clock Generators / Frequency Synthesizers / PLL",
"datasheet": "https://datasheet.lcsc.com/datasheet/pdf/4eff62c9d652766d49049e3d339f9cac.pdf",
"parts": {
"symbol": "5v9885tpfgi8.kicad_sym",
"footprint": "5v9885tpfgi8.kicad_mod",
"model_3d": "5v9885tpfgi8-hero.glb",
"model_3d_plain": "5v9885tpfgi8-etched.glb",
"model_3d_step": "5v9885tpfgi8-etched.step",
"model_3d_step_plain": "5v9885tpfgi8.step",
"lbr": "5v9885tpfgi8.lbr"
},
"distributor_links": {
"lcsc": "C2664386",
"digikey": "5V9885TPFGI8-ND",
"mouser": "972-5V9885TPFGI8"
},
"distributor_check": {
"checked_at": "2026-10-31T00:04:10Z",
"source": "Component Ocean /api/assign-pns",
"digikey": {
"pn": "5V9885TPFGI8-ND",
"status": "found",
"lifecycle": "Obsolete"
},
"mouser": {
"pn": "972-5V9885TPFGI8",
"status": "found",
"lifecycle": "Obsolete"
}
},
"pins": [
{
"number": "1",
"name": "CLKIN",
"type": "input",
"description": "LVTTL input clock; the reference clock can come from one of the two redundant clock inputs."
},
{
"number": "2",
"name": "GND",
"type": "power_in",
"description": "Ground."
},
{
"number": "3",
"name": "GOUT1/LOSS_CLKIN",
"type": "output",
"description": "Multi-purpose LVTTL output that can be programmed as the LOSS_CLKIN signal."
},
{
"number": "4",
"name": "XTALIN/REFIN",
"type": "input",
"description": "LVTTL reference crystal input or external reference clock input; crystal frequency range is 8MHz to 50MHz."
},
{
"number": "5",
"name": "XTALOUT",
"type": "output",
"description": "LVTTL crystal output for reference crystal feedback."
},
{
"number": "6",
"name": "OUT1",
"type": "output",
"description": "LVTTL configurable clock output 1, which can also be used to buffer the reference clock."
},
{
"number": "7",
"name": "VDD",
"type": "power_in",
"description": "3.3V power supply."
},
{
"number": "8",
"name": "OUT3",
"type": "output",
"description": "LVTTL configurable clock output 3."
},
{
"number": "9",
"name": "GND",
"type": "power_in",
"description": "Ground."
},
{
"number": "10",
"name": "OUT4",
"type": "output",
"description": "Configurable clock output 4; single-ended LVTTL, or differential LVDS/LVPECL when combined with the complementary OUT4 pin."
},
{
"number": "11",
"name": "OUT4",
"type": "output",
"description": "Configurable complementary clock output 4; single-ended, or differential LVDS/LVPECL when combined with the OUT4 pin."
},
{
"number": "12",
"name": "VDD",
"type": "power_in",
"description": "3.3V power supply."
},
{
"number": "13",
"name": "OUT6",
"type": "output",
"description": "LVTTL configurable clock output 6."
},
{
"number": "14",
"name": "GND",
"type": "power_in",
"description": "Ground."
},
{
"number": "15",
"name": "OUT5",
"type": "output",
"description": "Configurable clock output 5; single-ended LVTTL, or differential LVDS/LVPECL when combined with the complementary OUT5 pin."
},
{
"number": "16",
"name": "OUT5",
"type": "output",
"description": "Configurable complementary clock output 5; single-ended, or differential LVDS/LVPECL when combined with the OUT5 pin."
},
{
"number": "17",
"name": "VDD",
"type": "power_in",
"description": "3.3V power supply."
},
{
"number": "18",
"name": "GND",
"type": "power_in",
"description": "Ground."
},
{
"number": "19",
"name": "GIN0/SDAT/TDI",
"type": "input",
"description": "Multi-purpose LVTTL input for frequency control, I2C SDAT, or JTAG TDI; has a weak internal 100KΩ pull-down."
},
{
"number": "20",
"name": "GIN1/SCLK/TCK",
"type": "input",
"description": "Multi-purpose LVTTL input for frequency control, I2C SCLK, or JTAG TCK; has a weak internal 100KΩ pull-down."
},
{
"number": "21",
"name": "GIN5/CLK_SEL",
"type": "input",
"description": "Multi-purpose LVTTL input for frequency control or input clock selector; has a weak internal 100KΩ pull-down."
},
{
"number": "22",
"name": "I2C/JTAG",
"type": "input",
"description": "3-level static input selecting I2C (HIGH), MFC mode (MID) or JTAG programming (LOW); must be tied to VDD or GND or left floating and is not hot-insertable or overvoltage tolerant."
},
{
"number": "23",
"name": "VDD",
"type": "power_in",
"description": "3.3V power supply."
},
{
"number": "24",
"name": "GIN2/TMS",
"type": "input",
"description": "Multi-purpose LVTTL input for frequency control or JTAG TMS; has a weak internal 100KΩ pull-down."
},
{
"number": "25",
"name": "GIN4/TRST",
"type": "input",
"description": "Multi-purpose LVTTL input for frequency control or JTAG TRST; has a weak internal 100KΩ pull-down."
},
{
"number": "26",
"name": "VDD",
"type": "power_in",
"description": "3.3V power supply."
},
{
"number": "27",
"name": "GIN3/SUSPEND",
"type": "input",
"description": "Multi-purpose LVTTL input for frequency control or suspend mode control input (active HIGH); has a weak internal 100KΩ pull-down."
},
{
"number": "28",
"name": "SHUTDOWN/OE",
"type": "input",
"description": "LVTTL input that enables/disables the outputs or powers down the chip; polarity set by the SP bit (0x1C), default active HIGH."
},
{
"number": "29",
"name": "OUT2",
"type": "output",
"description": "LVTTL configurable clock output 2."
},
{
"number": "30",
"name": "GND",
"type": "power_in",
"description": "Ground."
},
{
"number": "31",
"name": "GOUT0/TDO/LOSS_LOCK",
"type": "output",
"description": "Multi-purpose LVTTL output that can be programmed as the PLL LOCK signal, LOSS_LOCK, or JTAG TDO."
},
{
"number": "32",
"name": "VDD",
"type": "power_in",
"description": "3.3V power supply."
}
],
"provenance": {
"extractor": "extract_pins 0.3",
"factory_chain": {
"factory": "2.0.0",
"extractor": "extract_pins 0.3",
"primary_model": "claude-haiku-5-5",
"primary_mode": "text",
"consensus_model": "claude-sonnet-5-5",
"consensus": "agreed",
"guards": "pin_guards 0.1: passed",
"guard_notes": [
"extractor flagged: The text extraction does not preserve the complementary overbar on the OUT4 and OUT5 pin names, so b; The TQFP pin configuration drawing is garbled in the text; the pinout was taken from the PF32 column; Pin 22 name is garbled in the text as 'I C/JTAG'; it was read as I2C/JTAG from the pin description t"
],
"pages_sent": 8,
"cost_usd": 0.0584,
"at": "2026-10-31T00:03:59"
},
"datasheet": {
"url": "https://datasheet.lcsc.com/datasheet/pdf/4eff62c9d652766d49049e3d339f9cac.pdf",
"pages": 40,
"sha256": "7a2f92f1db89a39b",
"source_tier": "lcsc"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 32,
"described": 32,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"models_3d": [
{
"file": "5v9885tpfgi8.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
9.0,
9.0,
1.1
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "53431be61c684e9d923915676a90cb08050c23ee3f834d76a77a3b19b41422f1",
"checked": "2026-10-31",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "5v9885tpfgi8-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
9.0,
9.0,
1.1
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "f2391593559c8d20beb8dcc52d2059821b75a9a20299627e2f4d3953960296be",
"checked": "2026-10-31",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
}
}