component

4614

Public Made by Adom

by adom

HL MOSFETs, SOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componenttransistors-thyristors4614factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 20d ago
viewers 4614: viewers · Ray 20d ago
4614-etched.glb 4614: factory component page (tier=lcsc) · Ray 20d ago
4614-etched.step 4614: factory component page (tier=lcsc) · Ray 20d ago
4614-hero.glb 4614: hero GLB from the etched model (keeps the MPN mark) · Ray 20d ago
4614-hero.overlay.json Publish 0.1.0 · Ray 20d ago
4614.glb Publish 0.1.0 · Ray 20d ago
4614.kicad_mod Publish 0.1.0 · Ray 20d ago
4614.kicad_sym Publish 0.1.0 · Ray 20d ago
4614.lbr Publish 0.1.0 · Ray 20d ago
4614.step Publish 0.1.0 · Ray 20d ago
package.json Publish 0.1.0 · Ray 20d ago
page.json Set visibility: public · Ray 20d ago
README.md Publish 0.1.0 · Ray 20d ago

4614

HL · MOSFETs · SOP-8

4614 from HL, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 S1 passive Source of MOSFET 1 (left device in the SOP8 pin diagram); the datasheet rates the N-channel at 40V/8.5A and the P-channel at -40V/-7.5A.
2 G1 input Gate of MOSFET 1; gate-source voltage max ±20V for both N- and P-channel devices.
3 S2 passive Source of MOSFET 2 (right device in the SOP8 pin diagram); the datasheet rates the N-channel at 40V/8.5A and the P-channel at -40V/-7.5A.
4 G2 input Gate of MOSFET 2; gate-source voltage max ±20V for both N- and P-channel devices.
5 D2 passive Drain of MOSFET 2, internally common with pin 6; drain-source voltage 40V (N-ch) / -40V (P-ch) max.
6 D2 passive Drain of MOSFET 2, internally common with pin 5; drain-source voltage 40V (N-ch) / -40V (P-ch) max.
7 D1 passive Drain of MOSFET 1, internally common with pin 8; drain-source voltage 40V (N-ch) / -40V (P-ch) max.
8 D1 passive Drain of MOSFET 1, internally common with pin 7; drain-source voltage 40V (N-ch) / -40V (P-ch) max.

Key specifications

Parameter Value
Manufacturer HL
Package SOP-8
Category Transistors/Thyristors
Pins 8

CAD (KiCad official)

  • Symbol: 4614
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: 4614-etched.step / 4614-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 4614.step / 4614.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: HL datasheet (8 pp, sha256 0ceb3d09c270e0b2, retrieved 2026-10-09, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF