component
2SK2159-VB
Public Made by Adomby adom
VBsemi Elec MOSFETs, SOT-89. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Made with KiCad 10.0 · needs KiCad 10.0 or later to open · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 1d ago |
| viewers | 1d ago |
| 2sk2159-vb-etched.glb | 1d ago |
| 2sk2159-vb-etched.step | 1d ago |
| 2sk2159-vb-hero.glb | 1d ago |
| 2sk2159-vb-hero.overlay.json | 1d ago |
| 2sk2159-vb.glb | 1d ago |
| 2sk2159-vb.kicad_mod | 1d ago |
| 2sk2159-vb.kicad_sym | 1d ago |
| 2sk2159-vb.lbr | 1d ago |
| 2sk2159-vb.step | 1d ago |
| package.json | 1d ago |
| page.json | 1d ago |
| README.md | 1d ago |
2SK2159-VB
VBsemi Elec · MOSFETs · SOT-89
2SK2159-VB from VBsemi Elec, in a SOT-89. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | G | input | Gate of the N-channel MOSFET, with an absolute maximum gate-source voltage of ±20 V. |
| 2 | D | passive | Drain of the N-channel MOSFET (also connected to the package tab), rated for VDS of 60 V. |
| 3 | S | passive | Source of the N-channel MOSFET, with the body diode between source and drain rated at a continuous current of up to 7.2 A (TC = 25 °C). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | VBsemi Elec |
| Package | SOT-89 |
| Category | Transistors |
| Pins | 3 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Gate-Source Voltage | VGS | -20 | 20 | V | 1 | ||
| Operating Junction and Storage Temperature Range | TJ, Tstg | -55 | 150 | °C | 1 | ||
| Maximum Junction-to-Ambient | RthJA | 40 | 50 | °C/W | t ≤ 5 s | 1 | |
| Maximum Junction-to-Foot (Drain) | RthJF | 15 | 20 | °C/W | Steady State | 1 | |
| Gate-Source Threshold Voltage | VGS(th) | 1.5 | V | VDS = VGS, ID = 250 µA | 2 | ||
| Gate-Source Leakage | IGSS | 100 | nA | VDS = 0 V, VGS = ± 12 V | 2 | ||
| Zero Gate Voltage Drain Current | IDSS | 1 | µA | VDS = 60 V, VGS = 0 V | 2 | ||
| Zero Gate Voltage Drain Current | IDSS | 10 | µA | VDS = 60 V, VGS = 0 V, TJ = 55 °C | 2 | ||
| Total Gate Charge | Qg | 22 | 33 | nC | VDS = 10 V, VGS = 10 V, ID = 6.3 A | 2 | |
| Total Gate Charge | Qg | 10 | 15 | nC | VDS = 10 V, VGS = 4.5 V, ID = 6.3 A | 2 | |
| Turn-on Delay Time | td(on) | 15 | 25 | ns | VDD = 10 V, RL = 1.5 Ω, ID ≅ 6.7 A, VGEN = 4.5 V, Rg = 1 Ω | 2 | |
| Rise Time | tr | 10 | 15 | ns | VDD = 10 V, RL = 1.5 Ω, ID ≅ 6.7 A, VGEN = 4.5 V, Rg = 1 Ω | 2 | |
| Turn-Off Delay Time | td(off) | 35 | 55 | ns | VDD = 10 V, RL = 1.5 Ω, ID ≅ 6.7 A, VGEN = 4.5 V, Rg = 1 Ω | 2 | |
| Fall Time | tf | 12 | 20 | ns | VDD = 10 V, RL = 1.5 Ω, ID ≅ 6.7 A, VGEN = 4.5 V, Rg = 1 Ω | 2 | |
| Turn-on Delay Time | td(on) | 10 | 15 | ns | VDD = 10 V, RL = 1.5 Ω, ID ≅ 6.7 A, VGEN = 10 V, Rg = 1 Ω | 2 | |
| Rise Time | tr | 12 | 20 | ns | VDD = 10 V, RL = 1.5 Ω, ID ≅ 6.7 A, VGEN = 10 V, Rg = 1 Ω | 2 | |
| Turn-Off Delay Time | td(off) | 25 | 40 | ns | VDD = 10 V, RL = 1.5 Ω, ID ≅ 6.7 A, VGEN = 10 V, Rg = 1 Ω | 2 | |
| Fall Time | tf | 10 | 15 | ns | VDD = 10 V, RL = 1.5 Ω, ID ≅ 6.7 A, VGEN = 10 V, Rg = 1 Ω | 2 | |
| Body Diode Voltage | VSD | 0.8 | 1.2 | V | IS = 6.7 A, VGS = 0 V | 2 | |
| Body Diode Reverse Recovery Time | trr | 20 | 40 | ns | IF = 6.7 A, dI/dt = 100 A/µs, TJ = 25 °C | 2 | |
| Body Diode Reverse Recovery Charge | Qrr | 10 | 20 | nC | IF = 6.7 A, dI/dt = 100 A/µs, TJ = 25 °C | 2 | |
| Gate-Source Charge | Qgs | 2.5 | nC | 2 | |||
| Gate-Drain Charge | Qgd | 1.7 | nC | 2 | |||
| Gate Resistance | Rg | 2.4 | Ω | f = 1 MHz | 2 |
Materials and finish
As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| contacts | copper | e. See Reliability Manual for profile. The ChipFET is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result | 1 |
CAD (KiCad official)
- Symbol:
2SK2159-VB - Footprint:
Package_TO_SOT_SMD:SOT-89-3 - 3D model: SOT-89 (KiCad packages3D, STEP)
- 3D model files:
2sk2159-vb-etched.step/2sk2159-vb-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);2sk2159-vb.step/2sk2159-vb.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: VBsemi Elec datasheet (8 pp, sha256
67f9644673ec0773, retrieved 2026-10-23, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).