component

2N7002LT7G

Public Made by Adom

by adom

onsemi MOSFETs, SOT-23. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componenttransistors2n7002lt7gfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 3d ago
viewers 2n7002lt7g: viewers · Ray 3d ago
2n7002lt7g-etched.glb Publish 0.1.0 · Ray 3d ago
2n7002lt7g-etched.step 2n7002lt7g: factory component page (tier=mfr) · Ray 3d ago
2n7002lt7g-hero.glb 2n7002lt7g: hero GLB from the etched model (keeps the MPN mark) · Ray 3d ago
2n7002lt7g-hero.overlay.json Publish 0.1.0 · Ray 3d ago
2n7002lt7g.glb Publish 0.1.0 · Ray 3d ago
2n7002lt7g.kicad_mod Publish 0.1.0 · Ray 3d ago
2n7002lt7g.kicad_sym Publish 0.1.0 · Ray 3d ago
2n7002lt7g.lbr Publish 0.1.0 · Ray 3d ago
2n7002lt7g.step Publish 0.1.0 · Ray 3d ago
package.json Publish 0.1.0 · Ray 3d ago
page.json Set visibility: public · Ray 3d ago
README.md Publish 0.1.0 · Ray 3d ago

2N7002LT7G

onsemi · MOSFETs · SOT-23

2N7002LT7G from onsemi, in a SOT-23. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GATE input Gate terminal of the N-channel MOSFET; gate-source voltage is limited to ±20 V continuous and ±40 V non-repetitive (tp ≤ 50 µs).
2 SOURCE passive Source terminal of the N-channel MOSFET; body-diode source current is rated at −115 mA continuous and −800 mA pulsed.
3 DRAIN passive Drain terminal of the N-channel MOSFET; drain-source voltage is 60 V with continuous drain current of ±115 mA at TC = 25°C.

Key specifications

Parameter Value
Manufacturer onsemi
Package SOT-23
Category Transistors
Pins 3

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Drain-Source Breakdown Voltage V(BR)DSS 60 Vdc VGS = 0, ID = 10 Adc 2
Zero Gate Voltage Drain Current, TJ = 25°C IDSS 1 Adc TJ = 25°C, VGS = 0, VDS = 60 Vdc 2
Zero Gate Voltage Drain Current, TJ = 125°C IDSS 500 Adc TJ = 125°C, VGS = 0, VDS = 60 Vdc 2
Gate-Body Leakage Current, Forward IGSSF 100 nAdc VGS = 20 Vdc 2
Gate-Body Leakage Current, Reverse IGSSR -100 nAdc VGS = -20 Vdc 2
Gate Threshold Voltage VGS(th) 1 2.5 Vdc VDS = VGS, ID = 250 Adc 2
On-State Drain Current ID(on) 500 mA VDS ≥ 2.0 VDS(on), VGS = 10 Vdc 2
Static Drain-Source On-State Voltage VDS(on) 3.75 Vdc VGS = 10 Vdc, ID = 500 mAdc 2
Static Drain-Source On-State Voltage VDS(on) 0.375 Vdc VGS = 5.0 Vdc, ID = 50 mAdc 2
Static Drain-Source On-State Resistance, TC = 25°C rDS(on) 7.5 Ohms VGS = 10 V, ID = 500 mAdc, TC = 25°C 2
Static Drain-Source On-State Resistance, TC = 125°C rDS(on) 13.5 Ohms VGS = 10 V, ID = 500 mAdc, TC = 125°C 2
Forward Transconductance gFS 80 mS VDS ≥ 2.0 VDS(on), ID = 200 mAdc 2
Input Capacitance Ciss 50 pF VDS = 25 Vdc, VGS = 0, f = 1.0 MHz 2
Output Capacitance Coss 25 pF VDS = 25 Vdc, VGS = 0, f = 1.0 MHz 2
Reverse Transfer Capacitance Crss 5 pF VDS = 25 Vdc, VGS = 0, f = 1.0 MHz 2
Turn-On Delay Time td(on) 20 ns VDD = 25 Vdc, ID 500 mAdc, RG = 25, RL = 50, Vgen = 10 V 2
Turn-Off Delay Time td(off) 40 ns 2
Diode Forward On-Voltage VSD -1.5 Vdc IS = 115 mAdc, VGS = 0 V 2
Source Current Continuous (Body Diode) IS -115 mAdc 2
Source Current Pulsed (Body Diode) ISM -800 mAdc 2
Drain-Source Voltage VDSS 60 Vdc 1
Drain-Gate Voltage VDGR 60 Vdc RGS = 1.0 M 1
Drain Current Continuous ID -115 115 mAdc TC = 25°C (Note 1) 1
Drain Current Continuous ID -75 75 mAdc TC = 100°C (Note 1) 1
Drain Current Pulsed IDM -800 800 mAdc Note 2 1
Gate-Source Voltage Continuous VGS -20 20 Vdc 1
Gate-Source Voltage Non-Repetitive VGSM -40 40 Vpk tp ≤ 50 s 1
Total Device Dissipation FR-5 Board, TA = 25°C PD 225 mW FR-5 Board (Note 3), TA = 25°C 1
Derate above 25°C, FR-5 Board PD 1.8 mW/°C FR-5 Board (Note 3), derate above 25°C 1
Thermal Resistance, Junction-to-Ambient, FR-5 Board RJA 556 °C/W FR-5 Board (Note 3) 1
Total Device Dissipation, Alumina Substrate, TA = 25°C PD 300 mW Alumina Substrate (Note 4), TA = 25°C 1
Derate above 25°C, Alumina Substrate PD 2.4 mW/°C Alumina Substrate (Note 4), derate above 25°C 1
Thermal Resistance, Junction-to-Ambient, Alumina Substrate RJA 417 °C/W Alumina Substrate (Note 4) 1
Junction and Storage Temperature TJ, Tstg -55 150 °C 1

CAD (KiCad official)

  • Symbol: 2N7002LT7G
  • Footprint: Package_TO_SOT_SMD:SOT-23
  • 3D model: SOT-23 (KiCad packages3D, STEP)
  • 3D model files: 2n7002lt7g-etched.step / 2n7002lt7g-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 2n7002lt7g.step / 2n7002lt7g.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: onsemi datasheet (5 pp, sha256 3964f50f8abcc9fa, retrieved 2026-10-27, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF