component
2N08L50-VB
Public Made by Adomby adom
VBsemi Elec MOSFETs, TO-252. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdown2N08L50-VB
VBsemi Elec · MOSFETs · TO-252
2N08L50-VB from VBsemi Elec, in a TO-252. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | G | input | Gate; gate-source voltage limit is ±20 V, with rDS(on) specified at VGS = 10 V and 4.5 V. |
| 2 | D | passive | Drain (also the mounting tab, junction-to-case RthJC 1.4 °C/W); VDS max 100 V and continuous ID 40 A at TC = 25 °C. |
| 3 | S | passive | Source; continuous body-diode current IS is 40 A and pulsed ISM is 120 A. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | VBsemi Elec |
| Package | TO-252 |
| Category | Transistors/Thyristors |
| Pins | 3 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Drain-Source Voltage | VDS | 100 | V | TC = 25 °C | 1 | ||
| Gate-Source Voltage | VGS | -20 | 20 | V | TC = 25 °C | 1 | |
| Continuous Drain Current | ID | 40 | A | TC = 25 °C, TJ = 175 °C | 1 | ||
| Continuous Drain Current | ID | 23 | A | TC = 125 °C, TJ = 175 °C | 1 | ||
| Pulsed Drain Current | IDM | 120 | A | 1 | |||
| Avalanche Current | IAR | 35 | A | 1 | |||
| Repetitive Avalanche Energy | EAR | 61 | mJ | L = 0.1 mH | 1 | ||
| Maximum Power Dissipation | PD | 107 | W | TC = 25 °C | 1 | ||
| Maximum Power Dissipation | PD | 3.75 | W | TA = 25 °C, 1" square PCB | 1 | ||
| Operating Junction and Storage Temperature Range | TJ, Tstg | -55 | 175 | °C | 1 | ||
| Junction-to-Ambient (PCB Mount) | RthJA | 40 | °C/W | 1" square PCB (FR-4) | 1 | ||
| Junction-to-Case (Drain) | RthJC | 1.4 | °C/W | 1 | |||
| Drain-Source Breakdown Voltage | V(BR)DSS | 100 | V | VSS = 0 V, ID = 250 µA | 2 | ||
| Gate-Body Leakage | IGSS | -100 | 100 | nA | VDS = 0 V, VGS = ± 20 V | 2 | |
| Zero Gate Voltage Drain Current | IDSS | 1 | µA | VDS = 100 V, VGS = 0 V | 2 | ||
| Zero Gate Voltage Drain Current | IDSS | 50 | µA | VDS = 100 V, VGS = 0 V, TJ = 125 °C | 2 | ||
| Zero Gate Voltage Drain Current | IDSS | 250 | µA | VDS = 100 V, VGS = 0 V, TJ = 175 °C | 2 | ||
| On-State Drain Current | ID(on) | 75 | A | VDS ≥ 5 V, VGS = 10 V | 2 | ||
| Forward Transconductance | gfs | 10 | S | VDS = 15 V, ID = 15 A | 2 | ||
| Total Gate Charge | Qg | 35 | 60 | nC | VDS = 50 V, VGS = 10 V, ID = 40 A | 2 | |
| Turn-On Delay Time | td(on) | 11 | 20 | ns | VDD = 50 V, RL = 1.25 Ω, ID ≅ 40 A, VGEN = 10 V, RG = 2.5 Ω | 2 | |
| Rise Time | tr | 12 | 20 | ns | VDD = 50 V, RL = 1.25 Ω, ID ≅ 40 A, VGEN = 10 V, RG = 2.5 Ω | 2 | |
| Turn-Off Delay Time | td(off) | 30 | 45 | ns | VDD = 50 V, RL = 1.25 Ω, ID ≅ 40 A, VGEN = 10 V, RG = 2.5 Ω | 2 | |
| Fall Time | tf | 12 | 20 | ns | VDD = 50 V, RL = 1.25 Ω, ID ≅ 40 A, VGEN = 10 V, RG = 2.5 Ω | 2 | |
| Continuous Source Current | IS | 40 | A | TC = 25 °C | 2 | ||
| Pulsed Source Current | ISM | 120 | A | TC = 25 °C | 2 | ||
| Forward Voltage | VSD | 1 | 1.5 | V | IF = 30 A, VGS = 0 V | 2 | |
| Reverse Recovery Charge | Qrr | 0.15 | 0.4 | µC | IF = 30 A, di/dt = 100 A/µs | 2 | |
| Input Capacitance | Ciss | 2600 | pF | VGS = 0 V, VDS = 25 V, f = 1 MHz | 2 | ||
| Output Capacitance | Coss | 290 | pF | VGS = 0 V, VDS = 25 V, f = 1 MHz | 2 | ||
| Reverse Transfer Capacitance | Crss | 120 | pF | VGS = 0 V, VDS = 25 V, f = 1 MHz | 2 | ||
| Gate Resistance | RG | 1.7 | Ω | 2 |
CAD (KiCad official)
- Symbol:
2N08L50-VB - Footprint:
Package_TO_SOT_SMD:TO-252-2 - 3D model: TO-252 (KiCad packages3D, STEP)
- 3D model files:
2n08l50-vb-etched.step/2n08l50-vb-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);2n08l50-vb.step/2n08l50-vb.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: VBsemi Elec datasheet (8 pp, sha256
3fe1c5c89c58a46f, retrieved 2026-10-23, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).