component
25LC640AT-E
Public Made by Adomby adom
Microchip Tech Pre-ordered Chips, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdown25LC640AT-E
Microchip Tech · Pre-ordered Chips · SOIC-8
25LC640AT-E from Microchip Tech, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | CS | input | Chip Select input: a low level selects the device, and a high level deselects it and forces it into Standby mode. |
| 2 | SO | output | Serial Data Output: data is shifted out after the falling edge of SCK during a read cycle, and SO goes to high-impedance when the device is deselected. |
| 3 | WP | input | Write-Protect input: when WPEN is set, a low level on WP disables writes to the nonvolatile bits in the STATUS register. |
| 4 | VSS | power_in | Ground reference for the device. |
| 5 | SI | input | Serial Data Input: instructions, addresses and data are latched on the rising edge of the serial clock SCK. |
| 6 | SCK | input | Serial Clock input that synchronizes communication: SI is latched on its rising edge and SO updates after its falling edge. |
| 7 | HOLD | input | Hold input: pulling it low while SCK is low pauses serial communication without resetting the sequence, and it must be held high when unused. |
| 8 | VCC | power_in | Supply voltage, specified as 2.5-5.5V for the 25LC640A. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Microchip Tech |
| Package | SOIC-8 |
| Category | Interface ICs |
| Pins | 8 |
Materials and finish
As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| contacts | gold | TDFN (2x3), 8-lead Note 1: “Y” indicates a Nickel Palladium Gold (NiPdAu) finish. | 33 |
CAD (KiCad official)
- Symbol:
25LC640AT-E - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
25lc640at-e-etched.step/25lc640at-e-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);25lc640at-e.step/25lc640at-e.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Microchip Tech datasheet (36 pp, sha256
ebcb1515f1e4f55c, retrieved 2026-11-02, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).