component

25LC320-I

Public Made by Adom

by adom

Microchip Tech EEPROM, SOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentmemory25lc320-ifactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 1d ago
viewers 25lc320-i: viewers · Ray 1d ago
25lc320-i-etched.glb Publish 0.1.0 · Ray 1d ago
25lc320-i-etched.step 25lc320-i: factory component page (tier=lcsc) · Ray 1d ago
25lc320-i-hero.glb 25lc320-i: hero GLB from the etched model (keeps the MPN mark) · Ray 1d ago
25lc320-i-hero.overlay.json Publish 0.1.0 · Ray 1d ago
25lc320-i.glb Publish 0.1.0 · Ray 1d ago
25lc320-i.kicad_mod Publish 0.1.0 · Ray 1d ago
25lc320-i.kicad_sym Publish 0.1.0 · Ray 1d ago
25lc320-i.lbr Publish 0.1.0 · Ray 1d ago
25lc320-i.step Publish 0.1.0 · Ray 1d ago
package.json Publish 0.1.0 · Ray 1d ago
page.json Set visibility: public · Ray 1d ago
README.md Publish 0.1.0 · Ray 1d ago

25LC320-I

Microchip Tech · EEPROM · SOP-8

25LC320-I from Microchip Tech, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 CS input A low level selects the device and a high level deselects it and forces Standby mode; after power-up a low level on CS is required before any sequence, and a low-to-high transition after a valid write sequence starts the internal write cycle.
2 SO tri_state Serial data output that shifts data out after the falling edge of SCK during a read, and goes to the high-impedance state when the device is deselected or HOLD is pulled low.
3 WP input Write-protect input that, when low while the WPEN bit in the STATUS register is high, disables writes to the nonvolatile STATUS register bits; the pin function is blocked unless WPEN is set.
4 VSS power_in Ground reference for the device.
5 SI input Serial data input that receives instructions, addresses and data, latched on the rising edge of SCK.
6 SCK input Serial clock that synchronizes communication with the master; SI is latched on its rising edge and SO is updated after its falling edge.
7 HOLD input Suspends serial transmission when pulled low while SCK is low and the device is selected, and must be held high when the function is not used.
8 VCC power_in Supply voltage pin; the 25LC320 is specified for a VCC range of 2.5V to 5.5V.

Key specifications

Parameter Value
Manufacturer Microchip Tech
Package SOP-8
Category Memory
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
High-level input voltage VIH1 2 V VCC ≥ 2.7V (Note) 2
Low-level input voltage VIL1 -0.3 0.8 V VCC ≥ 2.7V (Note) 2
Low-level input voltage VIL2 -0.3 V VCC < 2.7V (Note) 2
Input leakage current ILI -1 1 μA CS = VCC, VIN = VSS TO VCC 2
Output leakage current ILO -1 1 μA CS = VCC, VOUT = VSS TO VCC 2
Internal capacitance (all inputs and outputs) CINT 7 pF TA = 25°C, CLK = 1.0 MHz, VCC = 5.0V (Note) 2
Read operating current ICC 1 mA VCC = 5.5V; FCLK = 3.0 MHz; SO = Open 2
Read operating current ICC 500 μA VCC = 2.5V; FCLK = 2.0 MHz; SO = Open 2
Write operating current ICC 5 mA VCC = 5.5V 2
Write operating current ICC 3 mA VCC = 2.5V 2
Standby current ICCS 5 μA CS = VCC = 5.5V, Inputs tied to VCC or VSS 2
Standby current ICCS 1 μA CS = VCC = 2.5V, Inputs tied to VCC or VSS 2
Clock frequency FCLK 2 MHz VCC = 2.5V to 5.5V 3
CS setup time TCSS 250 ns VCC = 2.5V to 5.5V 3
CS setup time TCSS 100 ns VCC = 4.5V to 5.5V 3
CS hold time TCSH 250 ns VCC = 2.5V to 5.5V 3
CS hold time TCSH 150 ns VCC = 4.5V to 5.5V 3
CS disable time TCSD 500 ns 3
Data setup time TSU 50 ns VCC = 2.5V to 5.5V 3
Data setup time TSU 30 ns VCC = 4.5V to 5.5V 3
Data hold time THD 100 ns VCC = 2.5V to 5.5V 3
Data hold time THD 50 ns VCC = 4.5V to 5.5V 3
CLK rise time TR 2 μs Note 1 3
CLK fall time TF 2 μs Note 1 3
Clock high time THI 230 ns VCC = 2.5V to 5.5V 3
Clock high time THI 150 ns VCC = 4.5V to 5.5V 3
Clock low time TLO 230 ns VCC = 2.5V to 5.5V 3
Clock low time TLO 150 ns VCC = 4.5V to 5.5V 3
Clock delay time TCLD 50 ns 3
Clock enable time TCLE 50 ns 3
Output valid from clock low TV 230 ns VCC = 2.5V to 5.5V 3
Output valid from clock low TV 150 ns VCC = 4.5V to 5.5V 3
Output hold time THO 0 ns Note 1 3
Output disable time TDIS 250 ns VCC = 2.5V to 5.5V (Note 1) 3
Output disable time TDIS 200 ns VCC = 4.5V to 5.5V (Note 1) 3
HOLD setup time THS 100 ns VCC = 2.5V to 5.5V 3
HOLD hold time THH 100 ns VCC = 2.5V to 5.5V 3
HOLD low to output high-Z THZ 150 ns VCC = 2.5V to 5.5V (Note 1) 3
HOLD low to output high-Z THZ 100 ns VCC = 4.5V to 5.5V (Note 1) 3
HOLD high to output valid THV 150 ns VCC = 2.5V to 5.5V 3
HOLD high to output valid THV 100 ns VCC = 4.5V to 5.5V 3
Internal write cycle time TWC 5 ms 3
Endurance 1 M E/W cycles Note 2: not tested, established by characterization 3
Supply voltage VCC (recommended operating) VCC 2.5 5.5 V Industrial (I) grade, TA = -40°C to +85°C 2
Ambient temperature (recommended operating) TA -40 85 °C Industrial (I) grade 2
VCC supply voltage (absolute maximum) VCC 7 V 2
All inputs and outputs voltage w.r.t. VSS -0.6 V w.r.t. VSS; upper limit printed as VCC + 1.0V 2
Storage temperature -65 150 °C 2
Ambient temperature under bias TA -40 125 °C 2
ESD protection on all pins 4 kV 2

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
contacts tin Package: P = Plastic DIP (300 mil body), 8-lead SN = Plastic SOIC (150 mil body), 23

CAD (KiCad official)

  • Symbol: 25LC320-I
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: 25lc320-i-etched.step / 25lc320-i-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 25lc320-i.step / 25lc320-i.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Microchip Tech datasheet (26 pp, sha256 ae05c3482ed3a188, retrieved 2026-10-21, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF