component

25LC128T-E

Public Made by Adom

by adom

Microchip Tech EEPROM, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentmemory25lc128t-efactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
25lc128t-e / README.md
History Download
Ray Publish 0.1.0 fe2746d 3d ago

25LC128T-E

Microchip Tech · EEPROM · SOIC-8

25LC128T-E from Microchip Tech, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 CS input Chip Select input: a low level selects the device, a high level deselects it into Standby mode and puts SO in high-impedance, and a low-to-high transition after a valid write sequence starts the internal write cycle.
2 SO tri_state Serial Data Output: data is shifted out after the falling edge of SCK during a read, and the pin is high-impedance when the device is deselected or HOLD is low.
3 WP input Write-Protect: when low and WPEN is set, writes to the nonvolatile STATUS register bits are disabled, and when high all functions operate normally.
4 VSS power_in Ground.
5 SI input Serial Data Input: receives instructions, addresses and data, latched on the rising edge of SCK.
6 SCK input Serial Clock Input: synchronizes communication, with SI latched on the rising edge and SO updated after the falling edge.
7 HOLD input Hold Input: pulling it low (while SCK is low) pauses serial communication without resetting the sequence, and it must be held high when not in use.
8 VCC power_in Supply voltage, 2.5V to 5.5V for the 25LC128 (absolute maximum 6.5V).

Key specifications

Parameter Value
Manufacturer Microchip Tech
Package SOIC-8
Category Memory
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Input/output voltage w.r.t. VSS -0.6 V All inputs and outputs w.r.t. VSS, upper limit VCC +1.0V 2
Storage temperature -65 150 °C 2
Ambient temperature under bias -40 125 °C 2
ESD protection on all pins 4 kV 2
Supply voltage (Extended) VCC 2.5 5.5 V Extended (E) 2
Operating temperature (Extended) TA -40 125 °C Extended (E) 2
Low-level output voltage VOL 0.4 V IOL = 2.1 mA 2
Input leakage current ILI -1 1 µA CS = VCC, VIN = VSS or VCC 2
Output leakage current ILO -1 1 µA CS = VCC, VOUT = VSS or VCC 2
Internal capacitance (all inputs and outputs) CINT 7 pF TA = +25°C, CLK = 1.0 MHz, VCC = 5.0V (Note 1) 2
Read operating current ICC 5 mA VCC = 5.5V, FCLK = 10.0 MHz, SO = Open 2
Read operating current ICC 2.5 mA VCC = 2.5V, FCLK = 5.0 MHz, SO = Open 2
Write operating current ICC 5 mA VCC = 5.5V 2
Write operating current ICC 3 mA VCC = 2.5V 2
Standby current ICCS 5 µA CS = VCC = 5.5V, Inputs tied to VCC or VSS, +125°C 2
Standby current ICCS 1 µA CS = VCC = 5.5V, Inputs tied to VCC or VSS, +85°C 2
Clock frequency FCLK 10 MHz 4.5V ≤ Vcc ≤ 5.5V 3
Clock frequency FCLK 5 MHz 2.5V ≤ Vcc < 4.5V 3
CS setup time TCSS 50 ns 4.5V ≤ Vcc ≤ 5.5V 3
CS setup time TCSS 100 ns 2.5V ≤ Vcc < 4.5V 3
CS hold time TCSH 100 ns 4.5V ≤ Vcc ≤ 5.5V 3
CS hold time TCSH 200 ns 2.5V ≤ Vcc < 4.5V 3
CS disable time TCSD 50 ns 3
Data setup time TSU 10 ns 4.5V ≤ Vcc ≤ 5.5V 3
Data setup time TSU 20 ns 2.5V ≤ Vcc < 4.5V 3
Data hold time THD 20 ns 4.5V ≤ Vcc ≤ 5.5V 3
Data hold time THD 40 ns 2.5V ≤ Vcc < 4.5V 3
CLK rise time TR 100 ns Note 1 3
CLK fall time TF 100 ns Note 1 3
Clock high time THI 50 ns 4.5V ≤ Vcc ≤ 5.5V 3
Clock high time THI 100 ns 2.5V ≤ Vcc < 4.5V 3
Clock low time TLO 50 ns 4.5V ≤ Vcc ≤ 5.5V 3
Clock low time TLO 100 ns 2.5V ≤ Vcc < 4.5V 3
Clock delay time TCLD 50 ns 3
Clock enable time TCLE 50 ns 3
Output valid from clock low TV 50 ns 4.5V ≤ Vcc ≤ 5.5V 3
Output valid from clock low TV 100 ns 2.5V ≤ Vcc < 4.5V 3
Output hold time THO 0 ns Note 1 3
Output disable time TDIS 40 ns 4.5V ≤ Vcc ≤ 5.5V (Note 1) 3
Output disable time TDIS 80 ns 2.5V ≤ Vcc < 4.5V (Note 1) 3
HOLD setup time THS 20 ns 4.5V ≤ Vcc ≤ 5.5V 3
HOLD setup time THS 40 ns 2.5V ≤ Vcc < 4.5V 3
HOLD hold time THH 20 ns 4.5V ≤ Vcc ≤ 5.5V 4
HOLD hold time THH 40 ns 2.5V ≤ Vcc < 4.5V 4
HOLD low to output High-Z THZ 30 ns 4.5V ≤ Vcc ≤ 5.5V (Note 1) 4
HOLD low to output High-Z THZ 60 ns 2.5V ≤ Vcc < 4.5V (Note 1) 4
HOLD high to output valid THV 30 ns 4.5V ≤ Vcc ≤ 5.5V 4
HOLD high to output valid THV 60 ns 2.5V ≤ Vcc < 4.5V 4
Internal write cycle time TWC 5 ms 4

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
contacts tin 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC] A A2 21

CAD (KiCad official)

  • Symbol: 25LC128T-E
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: 25lc128t-e-etched.step / 25lc128t-e-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 25lc128t-e.step / 25lc128t-e.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Microchip Tech datasheet (35 pp, sha256 fe26fc9dad487854, retrieved 2026-10-27, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF